Configurable Multi-Dimensional Driver for Signal Integrity and Power Optimization

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current chip-to-chip interconnects face limitations in speed and power due to issues with termination resistance in I/O drivers, which create bottlenecks in data throughput, especially in high-speed digital computation applications.

Innovation Solution

A configurable multi-dimensional driver and receiver system that incorporates termination control, equalization/de-emphasis control, and reflection cancellation, utilizing multiple circuit slices and sub-units to optimize signal transmission and reception, allowing for dynamic configuration of termination resistance, signal emphasis, and reflection cancellation through delayed clocking.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If termination resistance is included in the I/O driver circuit, then signal integrity is improved, but power consumption increases due to significant current load

Engineering Contradiction:
Improvesignal integrityVSAvoidpower consumption
Core Design Contradiction:
ReliabilityVSUse of energy by moving object

Solution Approach 1:

The patent implements dynamic termination control where the termination resistance is not fixed but can be adjusted based on operating conditions. The driver circuit includes control logic that dynamically selects between different termination states (enabled or disabled) and adjusts equalization parameters in real-time based on detected signal conditions, allowing the system to optimize between signal integrity and power consumption depending on the operational context.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The invention changes the termination resistance parameter dynamically rather than using a fixed value. The system includes mechanisms to adjust termination resistance values and equalization parameters based on operating conditions, allowing the driver to adapt to different signal integrity requirements while minimizing power consumption when high signal integrity is not required.

Inventive Principle:
Principle #35Parameter changes

2Use of energy by moving object

If termination resistance is excluded from the I/O driver circuit, then power consumption is reduced, but speed is limited due to interface bottlenecks

Engineering Contradiction:
Improvepower consumptionVSAvoidinterface speed
Core Design Contradiction:
Use of energy by moving objectVSSpeed

Solution Approach 1:

The patent implements dynamic control mechanisms that allow the driver circuit to switch between terminated and non-terminated modes based on speed requirements. The system includes equalization control that can be adjusted in real-time to compensate for signal degradation when termination is disabled, enabling high-speed operation with reduced power consumption when the application requires maximum speed rather than maximum signal integrity.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The invention dynamically changes equalization parameters and termination resistance values based on the desired operating speed. When high speed is required, the system adjusts parameters to favor speed performance even if signal integrity is compromised, and vice versa, allowing flexible optimization of the speed-power tradeoff.

Inventive Principle:
Principle #35Parameter changes

3Reliability

If multiple circuit slices and sub-units are added for configurable control, then signal integrity and adaptability are improved, but device complexity increases

Engineering Contradiction:
Improvesignal integrityVSAvoidcircuit complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent divides the driver circuit into multiple independent circuit slices, where each slice contains identical functional sub-units. This segmentation allows the complex functionality to be distributed across multiple simple, identical modules rather than requiring a single complex circuit, making the system more manageable and potentially more efficient while maintaining signal integrity through distributed control.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The invention creates universal circuit slices that can perform multiple functions through configuration rather than requiring dedicated hardware for each function. Each circuit slice is designed to be reconfigurable, allowing the same hardware structure to adapt to different signal integrity requirements, termination needs, and equalization parameters, reducing overall device complexity through functional consolidation.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS9281969B2Configurable multi-dimensional driver and receiver
Publication Date: 2016.03.08 LATTICE SEMICON CORP
  • US9281969B2 patent drawing
  • US9281969B2 patent drawing
  • US9281969B2 patent drawing

AI summary

Embodiments of the invention are generally directed to a configurable multi-mode driver and receiver. An embodiment of a communication system includes a communication channel, and a first device and a second device coupled with the communication channel. The first device includes a driver apparatus to drive data signals on the communication channel, the driver apparatus including circuits to receive and drive the data signals, where the circuits are configurable for termination resistance of the driver circuit apparatus, and each of the plurality of circuits is comprised of one or more circuit units, the circuit units being configurable for equalization control of the driver apparatus. The second device includes a receiver to receive data signals from the communication channel as an input. Either the first device or the second device includes configurable circuit elements to provide signal reflection control for the system.