Configurable Telemetry Circuit for Multi-Format, Low-Power Generation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing telemetry systems require multiple hardware solutions for generating telemetry data in different formats, leading to increased space, power consumption, and inefficiency, especially in high-performance systems where format requirements change frequently, and microcontrollers fail to meet timing requirements, and existing CPU-based solutions are too slow for rapid data generation.
Innovation Solution
A configurable telemetry system using a digital state machine and co-processor to generate telemetry data in multiple formats through pipelined, time-multiplexed operations, allowing dynamic configuration and omission of unnecessary operations, reducing redundant processing and die size.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If multiple hardware solutions are used to generate telemetry data in different formats, then format versatility is improved, but device complexity and die size increase
Solution Approach 1:
The patent implements a single universal telemetry generator that can produce multiple data formats (PMBUS, SVID, AVS, etc.) through software configuration rather than requiring separate hardware circuits for each format. The telemetry sequencer and co-processor work together to handle format conversion dynamically, allowing one hardware platform to serve multiple functions that previously required dedicated hardware for each format.
Solution Approach 2:
The system uses dynamic configuration where the telemetry data format and processing operations can be changed at runtime through software updates to the state machine and co-processor. This allows the hardware to adapt to different format requirements without physical reconfiguration, enabling versatility while maintaining a fixed, optimized hardware architecture.
2Adaptability or versatility
If multiple hardware solutions are implemented for different telemetry formats, then format coverage is improved, but power consumption increases
Solution Approach 1:
The patent merges multiple format-specific processing functions into a single integrated telemetry generator that handles all formats through one hardware platform. By combining what would have been separate hardware circuits into one unified system with shared resources (storage element, co-processor, sequencer), the power consumption is reduced while maintaining support for all required formats.
3Adaptability or versatility
If CPU-based solutions are used for telemetry data generation, then flexibility is improved, but processing speed decreases
Solution Approach 1:
The patent segments the telemetry generation function into a dedicated hardware state machine that handles the time-critical format conversion and data generation operations, separating this from the main CPU. This allows the CPU to maintain flexibility for high-level control while the state machine provides deterministic, high-speed execution for telemetry-specific operations.
Solution Approach 2:
The patent introduces a co-processor as an intermediary between the CPU and the telemetry generation hardware. The co-processor handles intermediate calculations and data preparation, acting as a buffer that allows the CPU to work at its flexible but slower pace while the telemetry system maintains its required high-speed operation through the dedicated state machine and co-processor partnership.
4Device complexity
If microcontrollers are used for telemetry generation, then integration is improved, but timing requirements are not met
Solution Approach 1:
The patent replaces the microcontroller's general-purpose sequential processing with a dedicated hardware state machine that executes telemetry generation operations in a deterministic, time-critical manner. The state machine uses hardware-level operations and a co-processor for mathematical calculations, substituting the microcontroller's software-based approach with a hardware-based system that meets stringent timing requirements while remaining integrated into the power management IC.
Data Source
Figure 1
Figure 2~3
Figure 4
AI summary
Aspects of the disclosure provide for a circuit (112), in some examples, including a storage element (118), a co-processor (122), and a telemetry sequencer (120) coupled to the storage element and the co-processor. The telemetry sequencer is configured to implement a digital state machine to receive configuration information indicating a type of telemetry data for generation, retrieve operations and operands, where the operations and the operands define a sequential series of actions for execution to generate the telemetry data, drive the co-processor with the operations and the operands by passing some of the operations and some of the operands to the co-processor for processing by the co-processor, receive, from the co-processor, and store an intermediate output of the series of actions as the telemetry data in a first format, and receive, from the co-processor, and store a final output of the series of actions as the telemetry data in a second format.