Configurator Processor Isolates ASIC Subsystem Initialization
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing ASICs are challenging to modify for different environments without incurring significant monetary and human resource costs, and relying on general purpose processing cores for configuration introduces security risks and complexity, especially when initializing memory controllers and interfaces.
Innovation Solution
An embedded processing system with a configurator that autonomously configures subsystems, including a master processor and slave processors, while the general purpose processing cores are held in reset, using non-volatile memory to store instructions and a bit vector to select specific configurations, allowing for independent initialization of memory controllers and interfaces.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If general purpose processing cores are used to configure ASIC subsystems, then configuration flexibility is improved, but security risks and system complexity increase
Solution Approach 1:
The processing system is segmented into dedicated configurator processors and general purpose processing cores. The configurator processors are responsible for initializing subsystems and configuring ASIC parameters, while the general purpose cores remain isolated during this phase. This segmentation allows flexible configuration capabilities while maintaining security isolation, as the general purpose cores cannot access or interfere with the configuration process.
Solution Approach 2:
Dedicated configurator processors act as intermediaries between the subsystems and the general purpose processing cores. These configurators handle all configuration operations, memory controller initialization, and interface setup, preventing direct access by general purpose cores. This intermediary layer provides the needed configuration flexibility while maintaining security boundaries.
2Productivity
If general purpose processing cores are released from reset to execute bootstrap instructions, then system functionality is improved, but security risks and potential system failures increase
Solution Approach 1:
All necessary configuration actions are performed in advance by dedicated configurator processors before the general purpose processing cores are released from reset. Subsystems are pre-initialized, memory controllers are configured, and interfaces are set up. This preliminary action ensures that when general purpose cores become operational, the system is already in a secure and functional state, eliminating the security risks associated with bootstrap execution.
3Manufacturing precision
If ASIC is hardened for specific use, then manufacturing precision is improved, but adaptability to different environments deteriorates
Solution Approach 1:
The ASIC incorporates dedicated configurator processors that can dynamically reconfigure subsystems and modify operational parameters based on different environmental requirements. While the hardware architecture remains fixed (hardened), the configurators provide dynamic adaptability by loading different configuration parameters and initializing subsystems appropriately for various deployment environments.
Solution Approach 2:
The ASIC uses parameter changes to achieve adaptability across different environments. Dedicated configurator processors modify operational parameters, configuration registers, and subsystem settings based on environmental conditions. This allows the hardened ASIC to adapt to different voltages, frequencies, memory types, and interface configurations without requiring physical redesign.
Data Source
AI summary
An apparatus includes a subsystem, a first processor, a memory, a circuit and a second processor. The first processor is to execute bootstrap instructions, and the memory is to store second instructions. The circuit is to hold the first processor in reset in response to the apparatus being powered on; and the second processor is to, while the first processor is held in reset, execute the second instructions to initialize the subsystem.