Control Bit Detection Using LLR Squares Sum

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional control bit detection algorithms in wireless communication networks are inefficient in detecting acknowledgement (ACK) and non-acknowledgement (NACK) signals, leading to missed detections and false alarms, which degrade network performance.

Innovation Solution

A control bit detector that calculates the sum of log-likelihood ratio (LLR) squares and generates values for each control bit combination, determining the smallest value to accurately detect ACK signals by comparing it to a threshold value, thereby improving detection probability.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If conventional control bit detection algorithms are used, then the detection process is simple, but the detection accuracy is low resulting in missed detections and false alarms

Engineering Contradiction:
Improvecontrol bit detection accuracyVSAvoiddetection algorithm complexity
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The patent transforms the detection problem by changing the parameter space from direct bit value comparison to log-likelihood ratio (LLR) domain. By converting control bits to LLR values and using these transformed parameters for detection, the system achieves higher accuracy in distinguishing between ACK, NACK, and DTX states while maintaining manageable algorithm complexity through mathematical transformation rather than complex computational procedures

Inventive Principle:
Principle #35Parameter changes

2Reliability

If conventional detection algorithms are used, then the processing is fast, but the reliability of control bit detection is poor

Engineering Contradiction:
Improvecontrol bit detection reliabilityVSAvoiddetection processing efficiency
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The patent replaces conventional mechanical/bit-level detection mechanisms with a probabilistic LLR-based detection system. Instead of direct binary comparison, the system uses statistical likelihood ratios to determine control bit states, which improves reliability by accounting for channel conditions and noise, while maintaining processing efficiency through straightforward mathematical operations

Inventive Principle:
Principle #28Mechanics substitution (Replace mechanical system)

3Measurement precision

If simple detection methods are used, then the implementation is easy, but the number of false alarms and missed detections increases

Engineering Contradiction:
Improvecontrol bit detection precisionVSAvoiddetection implementation ease
Core Design Contradiction:
Measurement precisionVSEase of manufacture

Solution Approach 1:

The patent introduces log-likelihood ratios as an intermediary representation between the received signal and the control bit decisions. This intermediary LLR value serves as a bridge that captures channel condition information and enables more precise detection without requiring complex direct analysis of the signal, thus improving precision while keeping implementation relatively simple through standard signal processing operations

Inventive Principle:
Principle #24Intermediary (Mediator)

Data Source

PatentUS10171207B2Methods and apparatus for control bit detection
Publication Date: 2019.01.01 MARVELL ASIA PTE LTD
  • US10171207B2 patent drawing
  • US10171207B2 patent drawing
  • US10171207B2 patent drawing

AI summary

Methods and apparatus for control bit detection. In an exemplary embodiment, a method includes receiving an LLR sequence (l) that includes P control bits and calculating a sum of LLR squares parameter (L) associated with the LLR sequence. The method also includes generating a value (Vp) for each of the 2P combination of the control bits. Each Vp value is based on a parameter sequence and the LLR sequence. The method also includes determining a smallest value of Vp, and outputting a determination that a control bit combination was received if the smallest value of Vp is less than a threshold value (THD) multiplied by the parameter L.