Control Plane Interface for Packet Processing Configuration

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current datacenter network interface devices with programmable data planes face challenges in efficiently configuring and managing packet processing operations across multiple compute complexes and control planes, leading to suboptimal network performance and resource utilization.

Innovation Solution

The implementation of a communication interface that allows control planes to discover and configure packet processing device capabilities, reserve resources, and perform operations such as NVMe reads/writes, encryption, and match-action operations, enabling secure and scalable communication between control planes and data planes.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Extent of automation

If control planes configure programmable data planes with operation rules, then packet processing operations can be performed independently, but device complexity increases due to multiple control planes and configuration interfaces

Engineering Contradiction:
Improveindependent packet processing operationsVSAvoidmultiple control planes and configuration interfaces
Core Design Contradiction:
Extent of automationVSDevice complexity

Solution Approach 1:

A communication interface is introduced as an intermediary between control planes and data planes. This interface includes a communication channel and a configuration translator that converts control plane configuration messages into data plane configuration messages, enabling automated configuration while managing complexity through standardized communication protocols

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The communication interface is designed to be universal, supporting multiple control planes and various packet processing operations through a single standardized interface. The configuration translator handles different message types and formats, making the system multi-functional without proportionally increasing complexity

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Productivity

If communication interface enables dynamic configuration and resource reservation, then resource utilization improves, but device complexity increases due to additional interface components

Engineering Contradiction:
Improveresource utilizationVSAvoidinterface components for discovery and reservation
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The communication interface enables preliminary actions such as capability discovery and resource reservation before actual packet processing. Control planes can discover data plane capabilities and reserve necessary resources in advance, optimizing resource utilization without adding complex runtime management components

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The interface allows data planes to self-configure based on capability advertisements from control planes. Data planes automatically reserve resources and configure their operation rules without requiring complex manual intervention or additional management layers

Inventive Principle:
Principle #25Self-service

Data Source

PatentUS20220276809A1Interface between control planes
Publication Date: 2022.09.01 INTEL CORP
  • US20220276809A1 patent drawing
  • US20220276809A1 patent drawing
  • US20220276809A1 patent drawing

AI summary

Examples described herein relate to a packet processing device. In some examples, the packet processing device includes multiple processors and data plane circuitry. In some examples, a first processor of the multiple processors is to perform a first control plane, a second processor of the multiple processors is to perform a second control plane, and the first and second control planes are to communicate through an interface and wherein the first control plane is to discover capabilities of data plane circuitry and configure operation of the data plane circuitry by the interface.