Multi-Phase Converter Fault Sensing After Ringing Settles

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing multi-phase switching converters face issues with unreliable fault detection due to ringing and noise interference at power stage terminals, leading to incorrect fault indications and potential damage or malfunction.

Innovation Solution

Implementing a fault logic block that generates deviation signals based on a delayed version of the control signal to sense faults, minimizing interference from ringing and ensuring reliable fault detection by using flip-flops with a delayed clock input.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If fault detection is performed using conventional timing in multi-phase switching converters, then fault detection speed is maintained, but false fault indications occur due to ringing and noise interference at power stage terminals

Engineering Contradiction:
Improvefault detection accuracyVSAvoidtiming control complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent applies preliminary action by delaying the fault detection timing to occur after the ringing and noise interference period has subsided. The fault detection is intentionally scheduled to happen at a later time point, allowing the transient disturbances to settle before measurement, thereby preventing false fault indications while maintaining reliable detection of actual faults

Inventive Principle:
Principle #10Preliminary action

2Reliability

If fault detection timing is delayed to avoid ringing interference, then false fault indications are reduced, but response time to actual faults increases

Engineering Contradiction:
Improvefault indication accuracyVSAvoidfault detection time delay
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The patent applies local quality by implementing different timing strategies for different phases of the switching converter. Each phase can have its fault detection timing optimized independently based on its specific operating conditions and interference patterns, allowing accurate fault detection without excessive delay by tailoring the detection window to each local context

Inventive Principle:
Principle #3Local quality

3Productivity

If conventional fault sensing is used without timing adjustment, then quick fault response is achieved, but ringing causes incorrect fault indications leading to potential damage

Engineering Contradiction:
Improvefault response speedVSAvoidringing interference
Core Design Contradiction:
ProductivityVSObject-affected harmful factors

Solution Approach 1:

The patent converts the harmful ringing interference into a beneficial timing reference. By measuring the duration of the PWM signal and using this information to determine the optimal fault detection window, the system transforms the problematic ringing period into a useful temporal marker that guides when to perform safe and accurate fault sensing

Inventive Principle:
Principle #22Blessing in disguise (Convert harm into benefit)

Data Source

PatentUS20260025064A1Communicating faults by a power stage of a multi-phase switching converter
Publication Date: 2026.01.22 NINGBO AURA SEMICON CO LTD
  • US20260025064A1 patent drawing
  • US20260025064A1 patent drawing
  • US20260025064A1 patent drawing

AI summary

A power stage of a multi-phase switching converter detects faults reliably, and contains a high-side switch and a low-side switch connected in series between a first power terminal and a ground terminal. A gate driver generates drive signals to the two switches based on a control signal received from a phase controller. A fault logic block, powered at a second power terminal, generates (binary) deviation signals indicating whether or not a corresponding fault exists by examining states internal to the power stage. Ringing can occur at the ground and power terminals when the control signal switches between logic levels. The fault logic block generates fault signals by sensing the deviation signals according to a delayed version of the control signal, with the delay having a magnitude greater than a settling time of the ringing. By thus delaying the sensing of the deviation signals, any interference by the ringing is avoided.