Multilevel Converter Voltage Balancing via Sub-Module Extraction

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing multilevel converter systems face inefficiencies in voltage balancing due to the time-consuming process of sorting and arranging sub-module voltages, especially as the number of sub-modules increases, leading to prolonged processing times and increased computational demands.

Innovation Solution

A method that efficiently reduces the arrangement time for sub-module values by extracting the maximum and minimum voltage sub-modules, determining state variations, and adjusting their states based on current direction and variations, allowing for rapid control without the need for extensive sorting operations.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If sorting operation is performed to arrange sub-module voltage values in order, then voltage balancing is achieved, but processing time increases significantly

Engineering Contradiction:
Improvevoltage balancingVSAvoidprocessing time
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The patent extracts only the essential information needed for voltage balancing (number of ON sub-modules and current direction) rather than processing all sub-module voltage values. This selective extraction eliminates the time-consuming sorting operation while maintaining voltage balancing functionality.

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The patent segments the voltage balancing process into two independent parts: (1) counting the number of ON sub-modules, and (2) determining current direction. This segmentation allows the system to avoid processing individual voltage values and their arrangement, significantly reducing computational time.

Inventive Principle:
Principle #1Segmentation

2Power

If the number of sub-modules is increased for large capacity electric power devices, then converter capacity is improved, but processing time increases infinitely

Engineering Contradiction:
Improveconverter capacityVSAvoidprocessing time
Core Design Contradiction:
PowerVSLoss of time

Solution Approach 1:

The patent segments the control process to depend only on the count of ON sub-modules and current direction, making the processing time independent of the total number of sub-modules. This allows large capacity converters with 150-200+ sub-modules to operate without proportional increases in processing time.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent extracts only the necessary control parameters (ON sub-module count and current direction) from the system state, eliminating the need to process individual voltage values from each sub-module. This extraction approach makes processing time constant regardless of the number of sub-modules.

Inventive Principle:
Principle #2Taking out (Extraction)

3Reliability

If extensive sorting operations are performed on sub-module voltage values, then voltage distribution is equalized, but computational complexity increases

Engineering Contradiction:
Improvevoltage distribution uniformityVSAvoidcomputational complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent extracts only the count of ON sub-modules and current direction from the complex system state, eliminating the need for sorting operations. This reduces computational complexity from O(n log n) sorting to simple counting and sign detection operations.

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The patent changes the control parameters from individual sub-module voltage values to aggregate parameters (count of ON sub-modules and current direction). This parameter transformation simplifies the computational requirements while maintaining voltage balancing effectiveness.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentEP2611022B1Method of cell voltage balancing in a modular multilevel converter
Publication Date: 2017.02.01 LSIS CO LTD
  • EP2611022B1 patent drawing
  • EP2611022B1 patent drawing
  • EP2611022B1 patent drawing

AI summary

A method of controlling a multilevel converter is provided. In the method of controlling a multilevel converter according to an embodiment, a sub-module having the maximum voltage and a sub-module having the minimum voltage respectively are extracted from among a plurality of sub-modules. An amount of state variation of each of the plurality of sub-modules is determined. When the amount of state variation is not determined to be 0, a direction of a current flowing through the plurality of sub-modules is detected. A subsequent state of at least one sub-module is determined according to at least one of the amount of the state variation and current direction. Subsequently an arrangement time for sub-module values can be efficiently reduced while the number of the sub-modules increases in the voltage balancing.