Processor Core Topological Mapping via Secure Instruction Interface
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current methods for obtaining a global view of logical core to physical core mappings across a hypervisor are limited, often requiring external interfaces that pose security risks and fail to provide comprehensive topological data, leading to inadequate scheduling, performance analysis, and diagnostic capabilities.
Innovation Solution
A method and system that issue instructions to processors to obtain and display topological information for mapping logical cores to physical cores internally, using security parameters to control data access and provide a global view of all logical partitions and their physical placements, enhancing security and data breadth.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Loss of information
If external interfaces are used to obtain logical core to physical core mappings, then comprehensive topological data can be accessed, but security risks increase
Solution Approach 1:
The patent introduces an intermediary mechanism (the instruction interface with security parameters) that allows safe access to topological mapping data without requiring external interfaces. The security parameters act as a mediator that controls and filters data access, enabling comprehensive information retrieval while maintaining security boundaries within the hypervisor environment.
2Ease of operation
If detailed topological information is provided for all logical partitions, then scheduling and diagnostic capabilities improve, but information security concerns increase
Solution Approach 1:
The patent applies local quality by differentiating access rights for different logical partitions through security parameters. Instead of providing uniform access to all partitions, the system selectively provides topological information based on partition-specific security credentials, enabling detailed scheduling and diagnostic capabilities for authorized partitions while maintaining security isolation.
Solution Approach 2:
The system changes the security parameter state based on the issuing partition's credentials, dynamically controlling what topological information is returned. This parameter-based access control allows the same interface to provide detailed information to authorized partitions while restricting access for others, resolving the contradiction between operational capability and security.
3Object-affected harmful factors
If internal interfaces are used to access topological data, then security is improved, but data breadth and completeness may be limited
Solution Approach 1:
The patent makes the internal interface universal by designing it to provide comprehensive topological mapping data for all logical partitions through a single instruction mechanism. The interface can return global views, partition-specific views, or hierarchical views depending on security parameters, making it multi-functional and eliminating the need for multiple external interfaces while maintaining security.
Data Source
AI summary
A method, computer program product, and system include a processor(s) issues an instruction that includes processing core information that includes locations of processing cores of the computing system (logical cores and/or physical cores), and an operator selection. The processor(s) sets security parameters for information returned by the instruction which is topological information for mapping of the logical cores to the physical cores. The processor(s) obtains the topological information and utilizes an operating system to map the logical cores to the physical cores.