Coupled Host and Memory Dies via Fused Contacts
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing memory systems face limitations in contact density, data rate, and storage density due to interconnection techniques for memory dies, which restrict the throughput and storage capacity of memory devices.
Innovation Solution
The distribution of memory access circuitry among multiple semiconductor dies in a stack, where one die includes memory arrays and a portion of the access circuitry, and another die includes a host processor and additional access circuitry, enabling a higher contact density and improved data transfer rates through advanced interconnection methods such as fusion of conductive contacts.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Manufacturing precision
If traditional interconnection techniques are used for memory dies, then device complexity is reduced, but contact density and data transfer rate are limited
Solution Approach 1:
The patent divides the memory system into multiple semiconductor dies (first die with memory arrays, second die with host processor), distributing functionality across separate components. This segmentation enables each die to be optimized independently while achieving higher overall contact density through advanced interconnection techniques at the interfaces between dies.
Solution Approach 2:
The patent transitions from planar interconnection to three-dimensional stacked architecture, with multiple dies connected via vertical interconnects. This dimensional change enables significantly higher contact density and data transfer rates by utilizing the vertical space for additional interconnection pathways while maintaining compact footprint.
2Speed
If traditional interconnection techniques are used for memory dies, then device complexity is reduced, but data transfer rate is limited
Solution Approach 1:
By segmenting the memory access circuitry across multiple dies with dedicated interfaces, the patent enables parallel data transfer pathways. The first die contains memory arrays with first interface blocks while the second die contains host processor with second interface blocks, allowing simultaneous data operations that increase throughput.
Solution Approach 2:
The patent employs advanced interconnection techniques involving composite conductive structures (such as copper interconnects with barrier layers, tungsten carbide plugs) to achieve higher data transfer rates. These composite interconnection structures enable reduced resistance and improved signal integrity at high frequencies.
3Quantity of substance
If traditional interconnection techniques are used for memory dies, then manufacturing simplicity is maintained, but storage density is limited
Solution Approach 1:
The patent segments storage functionality across multiple semiconductor dies, with each die containing memory arrays and interface circuitry. This distribution enables higher overall storage density by allowing each die to be manufactured with optimized processes while achieving greater total capacity through aggregation of multiple dies.
Solution Approach 2:
The patent implements three-dimensional stacked architecture where multiple memory dies are vertically interconnected. This dimensional transition enables significantly higher storage density within a compact footprint by utilizing vertical stacking, effectively multiplying the storage capacity without proportionally increasing the planar area.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This configuration enhances memory system throughput and storage density, overcoming traditional limitations by allowing for increased data transfer rates and greater storage capacity within a given die size.
Implementation Method 1
enabling a higher contact density and improved data transfer rates through advanced interconnection methods such as fusion of conductive contacts
Data Source
AI summary
Methods, systems, and devices for techniques for coupled host and memory dies are described. For example, to distribute memory access circuitry among multiple semiconductor dies of a stack, a first die may include a set of one or more memory arrays and a first portion of the circuitry configured to access the set of memory arrays, and a second die may include a second portion of the circuitry configured to access the set of memory arrays. The first portion and the second portion of the circuitry configured to access a set of memory arrays may be communicatively coupled between the dies using various interconnection techniques, such as a fusion of conductive contacts of the respective memory dies. In some examples, the second die may also include the host itself (e.g., a host processor).