Pattern-Dependent Delay Circuit for C-PHY Switching Jitter

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The Mobile Industry Processor Interface (MIPI) C-PHY specification experiences intrinsic switching jitter due to the inherent nature of switching among different stages, which affects data transmission efficiency and eye margin in high-speed serial interfaces.

Innovation Solution

A pattern-dependent delay circuit is employed to detect switching patterns in data signals and adaptively adjust delays, reducing switching jitter by introducing appropriate delays based on the detected patterns, thereby improving the eye margin at the receiver.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If C-PHY uses 3-phase symbol encoding to increase data rate, then throughput performance is improved, but intrinsic switching jitter is introduced

Engineering Contradiction:
Improvedata rateVSAvoidswitching jitter
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The patent applies preliminary action by detecting the switching pattern of data signals before they are transmitted through the channel. The pattern-dependent delay circuit analyzes the switching sequence and applies appropriate delays in advance to compensate for the intrinsic jitter that will occur during transmission. This proactive compensation ensures that the receiver receives properly timed signals even though the encoding scheme inherently introduces switching variations.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent changes the timing parameter of the data signals dynamically based on the detected switching pattern. By modifying the delay parameter according to the specific switching sequence (e.g., different delays for different phase transitions), the system compensates for the intrinsic jitter introduced by 3-phase encoding. This parameter adjustment restores the timing accuracy needed for reliable reception while maintaining the high data rate enabled by the encoding scheme.

Inventive Principle:
Principle #35Parameter changes

2Reliability

If pattern-dependent delay circuit is added to reduce switching jitter, then eye margin is improved, but device complexity is increased

Engineering Contradiction:
Improveeye marginVSAvoidcircuit complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent implements dynamics by creating a pattern-dependent delay circuit that adapts its behavior based on the detected switching pattern. Rather than using a fixed delay value, the circuit dynamically adjusts the delay amount according to the specific phase transition detected in the data signal. This dynamic adjustment allows the system to compensate for jitter variations without requiring an overly complex fixed architecture, as the same basic circuit structure can handle multiple switching scenarios through adaptive control.

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS10181940B2Apparatuses and methods for reducing switching jitter
Publication Date: 2019.01.15 TAHOE RES LTD
  • US10181940B2 patent drawing
  • US10181940B2 patent drawing
  • US10181940B2 patent drawing

AI summary

Described are apparatuses and methods for reducing channel physical layer (C-PHY) switching jitter. An apparatus may include a pattern dependent delay circuit to detect a switching pattern of at least three data signals on respective wires and adaptively change delays of the at least three data signals based on the switching pattern. The apparatus may further include a transmitter, coupled to the pattern dependent delay circuit, to transmit the at least three data signals.