CPLD Memory Protection During System Initialization

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional storage systems that use non-volatile random access memory (NVRAM) to protect system memory during initialization are costly, making them impractical for lower-end small and medium businesses, as they increase system complexity and costs, limiting their market penetration.

Innovation Solution

A customizable programmable logic device (CPLD) interfaces with the BIOS to ensure system memory is maintained and refreshed during abnormal shutdowns, enabling data replay to persistent storage upon initialization, while deactivating the battery system during normal shutdowns to prolong battery life.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If NVRAM is used to protect system memory during initialization, then data integrity and reliability are improved, but system cost and complexity increase

Engineering Contradiction:
Improvedata integrityVSAvoidsystem complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

A battery-powered circuit acts as an intermediary between the system memory and the NVRAM, selectively enabling memory protection only when needed during initialization. This mediator component controls the power flow to preserve memory contents without requiring the entire system to adopt complex NVRAM architecture, thereby maintaining reliability while limiting complexity increase to only the essential protective function.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Reliability

If NVRAM is used to protect system memory during initialization, then data integrity is improved, but system cost increases

Engineering Contradiction:
Improvedata integrityVSAvoidsystem cost
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The invention uses a simple, inexpensive battery-powered circuit instead of expensive NVRAM to protect system memory. The battery serves as a temporary, disposable power source that enables memory protection only during the critical initialization period, after which it can be depleted or replaced. This approach provides the necessary data integrity protection at a fraction of the cost of implementing full NVRAM architecture.

Inventive Principle:
Principle #27Cheap short-living objects (Disposable)

3Reliability

If battery system remains active during normal shutdown, then memory protection is maintained, but battery life decreases

Engineering Contradiction:
Improvememory protectionVSAvoidbattery life
Core Design Contradiction:
ReliabilityVSDuration of action of stationary object

Solution Approach 1:

The battery-powered memory protection system is designed to be dynamic rather than static. The system automatically activates the battery power only during abnormal shutdown conditions when memory protection is needed, and deactivates it during normal shutdown operations. This dynamic control ensures memory protection reliability when required while preserving battery life during routine operations through intelligent power management.

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS7840837B2System and method for protecting memory during system initialization
Publication Date: 2010.11.23 NETAPP INC
  • US7840837B2 patent drawing
  • US7840837B2 patent drawing
  • US7840837B2 patent drawing

AI summary

A system and method for protecting memory during system initialization is provided. A complex programmable logic device (CPLD) is operatively interconnected with a multiplexer to enable control of a memory to be switched between a memory controller and the CPLD in response to error conditions. If an error condition is identified, the CPLD assumes control of the memory and activates a battery subsystem to provide memory refreshes until system re-initialization. Upon system bring-up, interactions between the BIOS and CPLD assure that protected memory is fully recovered by the system. The contents of memory will remain protected from any further faults that may occur during the bring-up sequence.