Multi-Core CPU Power Control via Core Activation Thresholds

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional mobile information terminals with multi-core CPUs face challenges in reducing power consumption while maintaining performance and user operability, especially when the CPU operational frequency is low, as increasing the number of operating cores can lead to increased power consumption rather than reduction.

Innovation Solution

A method is introduced to control the number of activated CPU cores by determining whether the power consumption of M activated cores falls within a specific range when increasing to M+N cores, and if not, prohibiting the increase to prevent unnecessary power consumption, using a control program that monitors CPU load and adjusts core activation based on operational frequency and thread load thresholds.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If the number of activated CPU cores is increased from M to M+N to improve processing performance, then productivity is improved, but power consumption increases beyond acceptable ranges

Engineering Contradiction:
Improveprocessing performanceVSAvoidpower consumption
Core Design Contradiction:
ProductivityVSUse of energy by moving object

Solution Approach 1:

The invention dynamically changes the parameter of the number of activated CPU cores based on operational conditions. By monitoring whether power consumption would remain within acceptable ranges when increasing from M to M+N cores, the system adjusts the core count parameter adaptively, achieving improved processing performance only when power constraints are satisfied.

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The system implements dynamic control of CPU core activation rather than static configuration. The number of activated cores is adjusted in real-time based on monitoring results, allowing the system to optimize between productivity and power consumption according to changing operational conditions and power supply capabilities.

Inventive Principle:
Principle #15Dynamics

2Productivity

If the number of activated CPU cores is increased to improve processing capability, then productivity is improved, but device complexity increases due to additional core management overhead

Engineering Contradiction:
Improveprocessing capabilityVSAvoidcore management overhead
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The system implements self-service through automated monitoring and decision-making mechanisms. The CPU management unit automatically monitors power consumption ranges and makes decisions about core activation without requiring complex external control or manual intervention, thereby reducing management overhead while maintaining optimal productivity.

Inventive Principle:
Principle #25Self-service

Solution Approach 2:

The invention employs feedback mechanisms where the system continuously monitors power consumption and uses this information to regulate the number of activated cores. This closed-loop control simplifies management by using real-time feedback to automatically adjust core activation, avoiding the need for complex predictive or manual management strategies.

Inventive Principle:
Principle #23Feedback

Data Source

PatentUS9529407B2Method for controlling information processing apparatus and information processing apparatus
Publication Date: 2016.12.27 FUJITSU LTD
  • US9529407B2 patent drawing
  • US9529407B2 patent drawing
  • US9529407B2 patent drawing

AI summary

A method of controlling an apparatus including a processor including a plurality of cores, the method includes, when a number of the cores to be activated is M, determining whether or not a first power consumed by the M activated core is within a range of a second power to be consumed when the number of the cores to be activated is M+N, and when the first power is out of the range of the second power, prohibiting to increase the number of the cores to be activated from M to M+N.