CPU Network Protocol Processing Over PCIe Lanes

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing systems that run network protocols over PCIe face undesirable latency and increased system cost due to the need for communication through both PCIe lanes and an add-in network card.

Innovation Solution

A CPU is configured to perform the functionality of a network add-in card, allowing it to receive and transmit data directly over PCIe lanes in conformance with network protocols like Ethernet, InfiniBand, or Fibre Channel, eliminating the need for an external network card by using BIOS data to configure the CPU pins or lands for network protocol processing.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If an add-in network card is used to provide network protocol functionality, then the system can support network protocols, but communication latency increases and system cost increases

Engineering Contradiction:
Improvenetwork protocol functionalityVSAvoidcommunication latency
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The patent merges the network protocol processing functionality into the CPU itself by configuring the CPU to perform both PCIe protocol and network protocol processing. This integration eliminates the need for separate add-in network cards and reduces communication latency by allowing direct CPU-to-network port connectivity over PCIe lanes.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The CPU is configured to perform multiple functions: it can process both PCIe protocol data and network protocol data through the same PCIe lanes. The CPU's pins or lands are dynamically configured based on the protocol being used, making the CPU a universal processing unit that eliminates the need for dedicated network interface hardware.

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Reliability

If an add-in network card is used to provide network protocol functionality, then the system can support network protocols, but system cost increases

Engineering Contradiction:
Improvenetwork protocol functionalityVSAvoidsystem cost
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent merges the network protocol processing functionality into the CPU itself by configuring the CPU to perform both PCIe protocol and network protocol processing. This integration eliminates the need for separate add-in network cards and reduces communication latency by allowing direct CPU-to-network port connectivity over PCIe lanes.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The CPU is configured to perform multiple functions: it can process both PCIe protocol data and network protocol data through the same PCIe lanes. The CPU's pins or lands are dynamically configured based on the protocol being used, making the CPU a universal processing unit that eliminates the need for dedicated network interface hardware.

Inventive Principle:
Principle #6Universality (Multi-functionality)

3Loss of time

If the CPU is configured to process network protocols directly over PCIe lanes, then latency is reduced and system cost is reduced, but the CPU configuration complexity increases

Engineering Contradiction:
Improvecommunication latencyVSAvoidCPU configuration complexity
Core Design Contradiction:
Loss of timeVSDevice complexity

Solution Approach 1:

The CPU configuration is made dynamic rather than static. The CPU can be reconfigured at runtime to handle different protocols (PCIe or network protocols) based on the data being processed. This dynamic reconfiguration allows the system to optimize for low latency when network protocols are used while maintaining PCIe functionality when needed, with the configuration changes managed through BIOS or runtime software.

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS8990472B2Methods and systems for running network protocols over peripheral component interconnect express
Publication Date: 2015.03.24 MELLANOX TECHNOLOGIES LTD(IL)
  • US8990472B2 patent drawing
  • US8990472B2 patent drawing
  • US8990472B2 patent drawing

AI summary

Methods and devices for running network protocols over Peripheral Component Interconnect Express are disclosed. The methods and devices may receive an electronic signal comprising data. The methods and devices may also determine the data corresponds to a protocol selected from a set comprising a PCIe protocol and a network protocol. In addition, the methods and devices may also configure a CPU based on the determined protocol. The methods and devices may also receive a second electronic signal comprising second data at a pin or land of the CPU, wherein the pin or land is connected to a PCIe lane and wherein the second data is formatted in accordance with determined protocol. In addition, the methods and devices may process the second data in accordance with the determined protocol.