CPU Task Scheduling for SIMD-Affected Logical Cores

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing technologies fail to address the issue of core operating frequency degradation due to SIMD operations, leading to performance fluctuations and reduced responsiveness in CPU systems, particularly in applications that heavily utilize SIMD instructions like vRAN, without effectively minimizing the number of execution cores or considering frequency fluctuations.

Innovation Solution

A task scheduler device that utilizes hardware multithreading to detect dedicated instruction execution, identify affected logical cores, and allocate processes that can operate at low frequencies, thereby improving core utilization and reducing the number of CPU operation cores.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If SIMD operations are executed to improve processing throughput, then arithmetic processing performance is improved, but core operating frequency degrades and power consumption increases

Engineering Contradiction:
Improvearithmetic processing performanceVSAvoidpower consumption
Core Design Contradiction:
ProductivityVSUse of energy by moving object

Solution Approach 1:

The patent dynamically adjusts CPU core frequency based on SIMD operation detection. The frequency adjustment unit monitors SIMD instruction execution and automatically lowers the frequency of affected cores, creating a dynamic response to workload characteristics that balances performance with power consumption and thermal management.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The system changes the operating frequency parameter of CPU cores in response to SIMD operation detection. By modifying the frequency parameter dynamically based on workload type, the system optimizes the trade-off between arithmetic processing performance and power consumption/heat generation.

Inventive Principle:
Principle #35Parameter changes

2Productivity

If SIMD operations are executed to improve processing throughput, then arithmetic processing performance is improved, but core operating frequency degrades causing performance fluctuations

Engineering Contradiction:
Improvearithmetic processing performanceVSAvoidcore operating frequency stability
Core Design Contradiction:
ProductivityVSStability of the object's composition

Solution Approach 1:

The patent implements a feedback mechanism where the frequency adjustment unit continuously monitors SIMD operation execution and automatically adjusts core frequency in response. This closed-loop control stabilizes system performance by compensating for frequency degradation effects through intelligent resource management and scheduling adjustments.

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The system dynamically adapts core frequency based on real-time detection of SIMD operations. This dynamic adjustment prevents performance fluctuations by proactively modifying operating parameters in response to workload characteristics, maintaining stable system behavior despite varying computational demands.

Inventive Principle:
Principle #15Dynamics

3Productivity

If hardware multithreading is used to increase logical cores, then core utilization improves, but frequency degradation affects more logical cores

Engineering Contradiction:
Improvecore utilization rateVSAvoidfrequency degradation impact
Core Design Contradiction:
ProductivityVSObject-generated harmful factors

Solution Approach 1:

The patent segments logical cores into groups based on their physical core assignments and SIMD operation impacts. By identifying and isolating affected logical core groups, the system can apply frequency adjustments and scheduling policies selectively, minimizing the harmful effects of frequency degradation while maintaining high utilization of unaffected cores.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The system applies different frequency and scheduling policies to different logical core groups based on their specific workload characteristics and physical core assignments. This localized approach ensures that frequency degradation effects are contained to specific segments while other logical cores continue operating at optimal frequencies.

Inventive Principle:
Principle #3Local quality

4Stability of the object's composition

If dedicated cores are allocated for SIMD instructions to eliminate interference, then performance stability is improved, but the number of available cores for other processes decreases

Engineering Contradiction:
Improveperformance stabilityVSAvoidcore availability
Core Design Contradiction:
Stability of the object's compositionVSProductivity

Solution Approach 1:

The patent enables CPU cores to serve multiple functions dynamically. Cores can execute SIMD operations when needed while the system adjusts frequency and scheduling to maintain performance stability. This universal approach allows the same physical core to handle both SIMD and non-SIMD workloads at different times, eliminating the need for dedicated SIMD cores while maintaining performance stability.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The system dynamically assigns workloads to cores based on current operational needs rather than using static dedicated assignments. The frequency adjustment and scheduling mechanisms enable cores to transition between handling SIMD and non-SIMD workloads, providing performance stability for SIMD operations while maximizing core availability for other processes through flexible resource allocation.

Inventive Principle:
Principle #15Dynamics

Data Source

PatentEP4600819A1Task scheduler device, computing system, task scheduling method, and program
Publication Date: 2025.08.13 NT T INC
  • EP4600819A1 patent drawingFigure 1
  • EP4600819A1 patent drawingFigure 2
  • EP4600819A1 patent drawingFigure 3

AI summary

A task scheduler device (100, 100A) includes: a dedicated instruction execution detection unit (110) that detects execution of a dedicated instruction; a dedicated instruction execution affected core identification unit (120) that identifies a logical core which operates on the same physical core as an execution core of the dedicated instruction and whose operating frequency decreases due to the execution of the dedicated instruction; a low frequency allowable process allocation determination unit (140) that makes a determination to identify a process that satisfies a predetermined performance requirement even when operating at a low frequency with respect to the logical core whose operating frequency decreases, which has been identified by the dedicated instruction execution affected core identification unit (120); and a process core allocation unit (150) that allocates the process identified by the low frequency allowable process allocation determination unit (140) to the logical core whose operating frequency decreases.