Cross-Hatch Cursor Memory Management for Balanced Channel QoS

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing memory sub-systems face issues with uneven degradation of channels due to memory operations associated with table data and host data, leading to unequal quality of service across channels.

Innovation Solution

Implementing a cross-hatch cursor that iterates through memory channels orthogonally for table data operations while maintaining sequential iteration for host data, ensuring metadata is spread across die partitions and avoiding overwriting by marking 'bad blocks'.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If a conventional cursor is used to perform memory operations, then memory operations can be executed sequentially, but channels experience uneven degradation and unequal quality of service

Engineering Contradiction:
Improvequality of serviceVSAvoidmemory operation efficiency
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The patent introduces a cross-hatch cursor that operates in two dimensions by simultaneously iterating through channels in both row and column directions. This orthogonal iteration pattern distributes memory operations more evenly across all channels, preventing the concentrated degradation caused by sequential single-dimensional cursors while maintaining operational efficiency.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Solution Approach 2:

The memory device is divided into multiple channels that are independently managed. The cross-hatch cursor segments the iteration process into coordinated row and column passes, ensuring that each channel receives a balanced portion of operations. This segmentation strategy prevents any single channel from experiencing excessive wear while maintaining overall system performance.

Inventive Principle:
Principle #1Segmentation

2Reliability

If metadata is stored in memory blocks, then metadata can be accessed efficiently, but metadata may be overwritten by host data operations

Engineering Contradiction:
Improvedata integrityVSAvoidmemory management complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The cross-hatch cursor performs preliminary iteration through all channels in a systematic pattern before storing metadata. By pre-establishing the iteration sequence and marking bad blocks in advance, the system prevents metadata overwriting without requiring complex real-time checks during metadata storage operations.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The cross-hatch cursor acts as an intermediary mechanism between host data operations and metadata storage. It coordinates the timing and sequence of operations to ensure that metadata is written to blocks that will not be overwritten by subsequent host data operations, thereby maintaining data integrity through structured operation sequencing.

Inventive Principle:
Principle #24Intermediary (Mediator)

3Ease of manufacture

If sequential iteration is used for memory operations, then operations are simple to implement, but overhead is concentrated on specific channels

Engineering Contradiction:
Improveimplementation simplicityVSAvoidchannel performance equality
Core Design Contradiction:
Ease of manufactureVSReliability

Solution Approach 1:

The cross-hatch cursor extends the simple sequential iteration into a two-dimensional orthogonal pattern by simultaneously progressing through rows and columns. This adds a dimensional layer to the iteration process, distributing overhead across multiple channels while maintaining the simplicity of systematic sequential progression through each dimension.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Data Source

PatentUS20250238154A1Managing a memory sub-system using a cross-hatch cursor
Publication Date: 2025.07.24 MICRON TECHNOLOGY INC
  • US20250238154A1 patent drawing
  • US20250238154A1 patent drawing
  • US20250238154A1 patent drawing

AI summary

One or more data items is received by a processing device managing one or more memory devices partitioned into a plurality of die partitions. The one or more data items is determined to be written sequentially to one or more blocks within a die partition of the plurality of die partitions. Metadata associated with the one or more data items is written sequentially to one or more blocks across the plurality of die partitions.