Cross-Point Memory Array With Threshold Switching Selector
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Cross-point memory arrays face challenges in selecting memory cells without inducing unwanted current leakage, which is typically addressed by using select transistors that require additional control lines and cell area, or two-terminal threshold switching selectors that do not require extra control lines but have limitations in resistance states and drift over time.
Innovation Solution
Implementing a memory system with two-terminal threshold switching selector (TSS) memory cells that can be programmed to two different on-state conductances, serving as both a selector and a memory element, using a threshold switching material like Ovonic Threshold Switch (OTS) to manage resistance states and reduce current leakage by biasing the memory element based on voltage and polarity.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Object-generated harmful factors
If select transistors are used to select memory cells, then current leakage is reduced, but additional control lines and cell area are required
Solution Approach 1:
The patent combines the selector function and memory element function into a single two-terminal threshold switching device. This merging eliminates the need for separate select transistors and their associated control lines, while still achieving effective selection of memory cells and suppression of current leakage through the threshold switching mechanism.
Solution Approach 2:
The two-terminal threshold switching device serves multiple functions: it acts as both the selector switch and the memory element. This multi-functionality reduces device complexity by eliminating dedicated select transistors and control lines, while maintaining the ability to select memory cells and prevent current leakage.
2Device complexity
If two-terminal threshold switching selectors are used, then additional control lines and cell area are eliminated, but resistance states are limited and threshold voltage drift occurs
Solution Approach 1:
The patent employs a multi-layer threshold switching structure that dynamically adjusts resistance states through controlled switching events. The multiple layers enable more stable resistance state maintenance by distributing the switching behavior across layers, reducing threshold voltage drift, and providing better reliability while maintaining the simplicity of two-terminal operation.
Solution Approach 2:
The patent uses a composite multi-layer structure of threshold switching materials. This composite approach combines multiple materials with different properties to achieve more stable resistance states and reduce threshold voltage drift, while maintaining the two-terminal simplicity that eliminates additional control lines and cell area.
3Quantity of substance
If multiple resistance states are used in memory cells, then storage capacity increases, but current leakage control becomes more difficult
Solution Approach 1:
The patent segments the threshold switching function across multiple layers, with each layer contributing to the overall switching behavior. This segmentation enables better control of current leakage while supporting multiple resistance states, as each layer can be optimized for specific switching characteristics and the combined effect provides both multi-state capability and leakage suppression.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The TSS memory system effectively selects memory cells with reduced current leakage and maintains bit values despite threshold voltage drift, enabling efficient data storage and retrieval without the need for additional control lines, improving storage density and operational stability.
Implementation Method 1
A two-terminal threshold switching selector has a very high resistance in an off or non-conductive state until it is biased to a voltage higher than its threshold voltage (Vt)
Implementation Method 2
until its voltage bias falls below Vhold ('Voffset') or current below a holding current Ihold
Data Source
AI summary
Technology is disclosed for a memory system having a cross-point array with threshold switching selector memory cells. Each memory cell has a two-terminal threshold switching selector memory element that may be programmed to two different on-state conductances in order to store information. One bit value may be represented by a high-resistance state (HRS) when in the on-state and another bit value may be represented by a low-resistance state (LRS) when in the on-state. In one aspect, a conditioning signal is applied to the memory cell prior to programming. Applying a program signal with the opposite polarity as the conditioning signal may result in a higher conductance in the on-state than applying a program signal with the same polarity as the conditioning signal. The memory element may also serve as a selector for the memory cell. The memory element may include an Ovonic Threshold Switch (OTS).