Cross-Point Memory Sidewall Protection via Dielectric Coating

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The fabrication of cross-point memory arrays often results in undesirable effects such as damage and contamination of sidewalls during etching, leading to unintended changes in device characteristics and reduced yield.

Innovation Solution

A method involving the formation of protective dielectric materials on sidewalls of memory stack structures to protect vulnerable elements, with selective exposure and cleaning processes to prevent contamination and damage during etching.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Manufacturing precision

If etching is performed to form stacked structures, then memory elements are patterned, but sidewalls are damaged and contaminated

Engineering Contradiction:
Improvepattern precisionVSAvoidsidewall damage and contamination
Core Design Contradiction:
Manufacturing precisionVSObject-affected harmful factors

Solution Approach 1:

A protective coating is deposited on the sidewalls of the stacked structure before the etching process. This preliminary protective action prevents the sidewalls from damage and contamination during etching, while still allowing the etching to proceed to form the required stacked structures with proper patterning.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The protective coating acts as an intermediary layer between the etching process and the sidewalls of the stacked structure. It mediates the harmful interaction by being exposed to the etching environment while protecting the underlying sidewall materials from damage and contamination.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Object-affected harmful factors

If sidewalls are protected during etching, then contamination is minimized, but additional fabrication steps are required

Engineering Contradiction:
Improvesidewall contaminationVSAvoidfabrication process complexity
Core Design Contradiction:
Object-affected harmful factorsVSDevice complexity

Solution Approach 1:

The protective coating is deposited as a preliminary step before etching. This single additional step prevents sidewall contamination and damage, and the coating can be removed in a subsequent step, making the overall process addition minimal while achieving the protection goal.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The protective coating serves multiple functions: it protects sidewalls from etching damage, prevents contamination during the etching process, and can be designed to facilitate subsequent processing steps. This multi-functionality reduces the need for additional specialized protection steps.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS11011579B2Cross-point memory and methods for fabrication of same
Publication Date: 2021.05.18 MICRON TECHNOLOGY INC
  • US11011579B2 patent drawing
  • US11011579B2 patent drawing
  • US11011579B2 patent drawing

AI summary

The disclosed technology relates generally to integrated circuit devices, and in particular to cross-point memory arrays and methods for fabricating the same. In one aspect, a memory device of the memory array comprises a substrate and a memory cell stack formed between and electrically connected to first and second conductive lines. The memory cell stack comprises a first memory element over the substrate and a second memory element formed over the first element, wherein one of the first and second memory elements comprises a storage element and the other of the first and second memory elements comprises a selector element. The memory cell stack additionally comprises a first pair of sidewalls opposing each other and a second pair of sidewalls opposing each other and intersecting the first pair of sidewalls. The memory device additionally comprises first protective dielectric insulating materials formed on a lower portion of the first pair of sidewalls and an isolation dielectric formed on the first protective dielectric insulating material and further formed on an upper portion of the first pair of sidewalls.