Cross-Point Memory Sense Amplifier Read Current Architecture
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In high-density memory devices with two-terminal memory arrays, the presence of half-select currents from adjacent memory elements causes a low signal-to-noise ratio during read operations, making it difficult to accurately detect the stored data due to masking of the read current by leakage currents.
Innovation Solution
The implementation of a cross-point memory array configuration with a sense amplifier coupled to the memory elements, which uses a reference voltage and a non-linear memory element to enhance the signal-to-noise ratio by amplifying the read current while minimizing leakage currents, allowing for accurate data detection.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If a two-terminal cross-point memory array configuration is used to increase memory density, then device area is reduced and areal density increases, but half-select currents from adjacent memory elements cause low signal-to-noise ratio during read operations
Solution Approach 1:
A sense amplifier is introduced as an intermediary component between the memory array and the read circuitry. The sense amplifier detects and amplifies the small read current signal from the selected memory element while rejecting the larger half-select currents from adjacent elements, thereby resolving the low signal-to-noise ratio problem in high-density two-terminal arrays
Solution Approach 2:
The patent utilizes the non-linear current-voltage characteristics of the memory elements to differentiate between selected and half-selected cells. By applying read voltages within a specific range that exploit the non-linear resistance behavior, the system can enhance the read current from the selected element while minimizing currents from half-selected elements, improving the signal-to-noise ratio
2Ease of operation
If read voltage is applied across row and column conductors to read memory elements, then data can be accessed, but half-select currents flow through adjacent memory elements causing leakage that masks the read current signal
Solution Approach 1:
The patent applies different voltage levels to different parts of the memory array during read operations. The selected row and column conductors receive full read voltages to enable reading, while unselected conductors are held at intermediate voltage levels that minimize half-select currents. This local differentiation of voltage conditions reduces leakage currents in adjacent memory elements while maintaining read capability for the selected element
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This configuration significantly improves the accuracy of data reading by increasing the signal-to-noise ratio, enabling reliable detection of stored data values in high-density memory arrays.
Implementation Method 1
for a constant read voltage, a magnitude of the read current can be indicative of the resistive state of the memory element. Therefore, based on Ohm's law, the read current will be low if the data stored is a logic '0' (e.g., high resistance) or the read current will be high if the data stored is a logic '1' (e.g., low resistance)
Data Source
AI summary
A low read current architecture for memory. Bit lines of a cross point memory array are allowed to be charged by a selected word line until a minimum voltage differential between a memory state and a reference level is assured.