Cross-Wired Slave Units for Efficient Serial Bus Control

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional data communication devices with a master unit and slave units using a two-wire serial bus interface protocol face inefficiencies when multiple slave units share the same address, requiring additional terminal pairs and leading to potential malfunctions due to unintended signal generation.

Innovation Solution

The data communication device configures terminals to allow input of data and clock signals to both slave units with the same address, enabling control by switching signal inputs and using a reference signal to prevent malfunctions, thereby efficiently utilizing the master unit's terminals and preventing unintended signal recognition.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If multiple slave units with the same address are connected to separate terminal pairs, then each slave unit can be controlled independently, but the terminal usage efficiency decreases and device complexity increases

Engineering Contradiction:
Improveindependent control capabilityVSAvoidterminal pair quantity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent merges the control paths of multiple slave units with the same address by connecting them to a single terminal pair through cross-wiring. Specifically, the first slave unit's data terminal connects to the master's data terminal while its clock terminal connects to the master's clock terminal, and the second slave unit's data terminal connects to the master's clock terminal while its clock terminal connects to the master's data terminal. This combining approach allows independent control of multiple slave units using only one terminal pair, resolving the contradiction between independent control capability and terminal usage efficiency.

Inventive Principle:
Principle #5Merging (Combining)

2Ease of operation

If data and clock signals are swapped for one slave unit, then that slave unit can be controlled while the other remains uncontrollable, but signal routing complexity increases

Engineering Contradiction:
Improveselective control capabilityVSAvoidsignal routing configuration
Core Design Contradiction:
Ease of operationVSDevice complexity

Solution Approach 1:

The patent applies asymmetry by creating non-symmetric signal routing for the two slave units. The first slave unit receives data signal on its data terminal and clock signal on its clock terminal (normal configuration), while the second slave unit receives clock signal on its data terminal and data signal on its clock terminal (swapped configuration). This asymmetric routing enables selective control - when the master outputs data on terminal 1 and clock on terminal 2, the first slave unit is controlled while the second remains uncontrollable, and vice versa. This resolves the contradiction by enabling selective control through simple terminal switching without complex routing logic.

Inventive Principle:
Principle #4Asymmetry

Data Source

PatentUS10977206B2Data communication device and method for data communication
Publication Date: 2021.04.13 FEC IP LLC
  • US10977206B2 patent drawing
  • US10977206B2 patent drawing
  • US10977206B2 patent drawing

AI summary

A data communication device includes a first slave unit that comprises: a first data terminal that receives a data signal; and a first clock terminal that receives a clock signal; a second slave unit that comprises: a second data terminal that receives the clock signal; and a second clock terminal that receives the data signal, wherein the first salve unit and the second slave unit have a same slave address.