3D Cross-Point Memory Cell With Gradient Chalcogenide Switching Layer

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The demand for high-speed and high-reliability memory devices with a 3D cross-point array structure has not been adequately met, as existing solutions struggle to achieve optimal performance and reliability due to limitations in switching patterns and electrode configurations.

Innovation Solution

A memory device with a switching pattern featuring a chalcogenide layer including a chalcogen element, group IV, and group V elements, configured with a three-level concentration gradient and impurity layers of opposite conductive types, which are chemically bonded and stacked with electrode layers to enhance switching characteristics and reliability.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If a conventional switching pattern is used in the memory device, then the device structure is simple, but the operation speed and reliability are insufficient

Engineering Contradiction:
Improveoperation reliabilityVSAvoidswitching pattern complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The switching pattern is divided into three distinct regions (first interface region, core region, second interface region) with different dopant concentrations and conductive types. The core region has high concentration of first-type dopants with first conductive type, while the interface regions have high concentration of second-type dopants with second conductive type. This local differentiation of material properties enables bidirectional switching and improves reliability without requiring complex external control circuits.

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

The switching pattern uses a composite structure combining multiple semiconductor materials with different conductive types and dopant concentrations. The combination of first-type dopants (e.g., boron, aluminum) and second-type dopants (e.g., phosphorus, arsenic) in specific regions creates a material composite that exhibits superior switching characteristics and reliability compared to single-material structures.

Inventive Principle:
Principle #40Composite materials

2Reliability

If the concentration of dopants is uniform throughout the switching pattern, then the manufacturing process is simple, but the switching characteristics and reliability are degraded

Engineering Contradiction:
Improveswitching reliabilityVSAvoiddopant concentration control
Core Design Contradiction:
ReliabilityVSManufacturing precision

Solution Approach 1:

The patent implements a three-level concentration gradient where the core region has high concentration of first-type dopants while the interface regions have high concentration of second-type dopants. This local differentiation creates optimal electrical characteristics for bidirectional switching and reliability enhancement, with each region tailored to its specific functional requirements.

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

The dopant concentration is varied spatially across different regions of the switching pattern. The core region maintains high concentration of first-type dopants (1E19 to 1E21 atoms/cm³) while interface regions have high concentration of second-type dopants (1E19 to 1E21 atoms/cm³). This parameter variation optimizes the switching characteristics and reliability without requiring complex manufacturing processes.

Inventive Principle:
Principle #35Parameter changes

3Adaptability or versatility

If a single-conductive-type impurity layer is used, then the device structure is simple, but bidirectional switching capability is lost

Engineering Contradiction:
Improvebidirectional switching capabilityVSAvoidimpurity layer structure
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The switching pattern employs asymmetric dopant distribution with the core region having first conductive type and interface regions having second conductive type. This asymmetric structure enables bidirectional switching capability where current can flow in both directions through different conduction paths, providing versatility without requiring complex external switching mechanisms.

Inventive Principle:
Principle #4Asymmetry

Solution Approach 2:

The impurity layer structure is segmented into three distinct regions: core region with first-type dopants, first interface region with second-type dopants, and second interface region with second-type dopants. This segmentation allows each region to contribute differently to the overall switching behavior, enabling bidirectional operation while maintaining a relatively simple integrated structure.

Inventive Principle:
Principle #1Segmentation

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The proposed memory device achieves high-speed operation and high reliability by maintaining constant concentration gradients during operations, enabling bidirectional switching and efficient logical state programming, thus addressing the limitations of existing memory devices.

Implementation Method 1

a chalcogenide layer including a chalcogen element of group VI of the periodic table, and an element of group IV and an element of group V of the periodic table, which are chemically bonded to the group VI chalcogen element

Methodology Applied
Scientific EffectChemical bonding: Chemical Bonding

Data Source

PatentUS20240421081A1Memory device
Publication Date: 2024.12.19 SAMSUNG ELECTRONICS CO LTD
  • US20240421081A1 patent drawing
  • US20240421081A1 patent drawing
  • US20240421081A1 patent drawing

AI summary

A memory device includes a first conductive line extending in a first horizontal direction, a second conductive line extending in a second horizontal direction, and a memory cell extending in a vertical direction between the first conductive line and the second conductive line. The memory cell includes a lower electrode layer, a switching pattern, and an upper electrode layer, which are sequentially stacked on the first conductive line. The switching pattern includes a chalcogenide layer including a chalcogen element of group VI of the periodic table, and an element of group IV and an element of group V of the periodic table, which are chemically bonded to the group VI chalcogen element. The switching pattern is configured to have a three-level concentration gradient of the group IV element or the group V element in the vertical direction.