Cryptographic MRAM Tamper Circuit for Irrecoverable Key Destruction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional techniques for protecting MRAM devices from tampering are not sufficiently reliable to prevent the recovery of cryptographic keys or sensitive information, even in the event of tamper detection.
Innovation Solution
The development of an MRAM device with a tamper detection and response circuit that, upon detection of tampering, applies a high voltage to damage the magnetic tunnel junctions (MTJs), rendering the cryptographic key generation mechanism and stored information irrecoverable.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If conventional techniques (bias voltage change, disable address decoder) are used to prevent access to stored numbers upon tamper detection, then memory operations are disabled, but cryptographic keys or sensitive information may still be recovered by malicious actors
Solution Approach 1:
The patent applies high voltage to damage MTJs and destroy cryptographic keys when tampering is detected, converting the harmful effect of high voltage into a beneficial security measure. The harmful factor (high voltage that could damage the device) is used intentionally to destroy sensitive information and prevent unauthorized access, thus protecting the system security.
Solution Approach 2:
The system performs preliminary anti-action by detecting tamper attempts and preemptively destroying cryptographic keys before an attacker can extract them. The tamper detection circuit continuously monitors for unauthorized access attempts, and upon detection, triggers immediate destruction of sensitive information, preventing the harmful action of key extraction.
2Reliability
If high voltage is applied to damage MTJs and destroy cryptographic keys upon tamper detection, then security is enhanced by rendering information irrecoverable, but risk of accidental damage or false destruction increases
Solution Approach 1:
The system employs feedback through continuous tamper detection monitoring that tracks device integrity and access patterns. The tamper detection circuit provides real-time feedback on attempted access, enabling the system to distinguish between legitimate operations and malicious attempts before triggering key destruction, thus reducing false positives.
Solution Approach 2:
The patent implements preliminary action by establishing multiple tamper detection checkpoints and validation mechanisms before triggering high voltage discharge. The system performs preliminary verification of tamper conditions through address decoder validation and command verification, ensuring that high voltage is only applied when genuine tampering is confirmed, not during normal operations.
3Reliability
If tamper detection circuits and high voltage discharge mechanisms are added to MRAM devices, then security against key recovery is improved, but device complexity and manufacturing difficulty increase
Solution Approach 1:
The patent merges the tamper detection circuitry with the existing MRAM address decoder and command interface, combining multiple security functions into the existing device architecture. The high voltage discharge mechanism is integrated with the standard MTJ write circuitry, allowing security functions to be implemented using existing manufacturing processes and reducing additional fabrication complexity.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This solution effectively prevents the recovery of cryptographic keys and sensitive information by permanently damaging the MTJs, thereby enhancing the security of the MRAM device in the event of tampering.
Implementation Method 1
magnetic tunnel junctions (MTJs)
Implementation Method 2
magnetic tunnel junctions (MTJs)
Implementation Method 3
applies a high voltage to damage the magnetic tunnel junctions (MTJs)
Data Source
AI summary
The present disclosure is drawn to, among other things, a storage device. The storage device may include a magnetic tunnel junction (MTJ)-based storage array and a communication interface. The MTJ-based storage array may be configured to be damaged by a shorting voltage based on detection of a tamper event.