CTLE Inductive High-Frequency Boost for 224 Gbps Links
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current continuous time linear equalizer (CTLE) circuitry faces challenges in generating sufficient high-frequency gain at increasing baud rates due to limitations in transistor unity gain frequency, leading to complexity and cost issues in ultra-high bandwidth topologies, while requiring configurability for various channels.
Innovation Solution
The CTLE circuitry incorporates gain circuits, inductors, capacitors, and programmable resistive elements to provide high-frequency boost, with a programmable inductive high-frequency boost mechanism using a parallel resistive element, allowing for varying resistance values to adjust gain and supporting high bandwidth and frequency programmability.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Power
If ultra-high bandwidth topologies are used to generate sufficient high-frequency gain at increasing baud rates, then high-frequency gain is improved, but device complexity and manufacturing cost increase
Solution Approach 1:
The patent changes the fundamental circuit topology parameters by introducing an inductive path in parallel with the resistive feedback path. This structural parameter change enables high-frequency gain without requiring complex ultra-high bandwidth topologies, thereby resolving the contradiction between achieving sufficient high-frequency gain and reducing device complexity
Solution Approach 2:
The patent combines resistive and inductive elements to form a composite feedback network. This composite structure (resistive path + inductive path) provides both DC gain control and high-frequency boost functionality, eliminating the need for separate complex circuits and reducing overall device complexity while maintaining high-frequency gain
2Adaptability or versatility
If programmable resistive elements are added to provide high-frequency boost, then frequency programmability is improved, but device complexity increases
Solution Approach 1:
The inductive path serves multiple functions simultaneously: it provides high-frequency boost, enables frequency programmability through the programmable inductor, and works in conjunction with the programmable resistive element for combined gain control. This multi-functionality reduces the need for separate dedicated circuits, thereby improving adaptability without proportionally increasing device complexity
3Power
If inductive high-frequency boost is implemented, then high-frequency gain is improved, but manufacturing cost increases
Solution Approach 1:
The patent uses programmable resistive elements that can be implemented using standard CMOS process techniques, creating a cost-effective copy of traditional discrete resistor implementations. This approach, combined with integrated inductors, enables high-frequency gain while maintaining compatibility with standard manufacturing processes, thereby reducing manufacturing cost
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This solution enables CTLE circuitry to support data rates up to 224 Gbps or higher, reduces design complexity and manufacturing costs, and is compatible with CMOS processes, while maintaining voltage and temperature independence of gain.
Implementation Method 1
The first inductor is connected to the output of the first gain circuitry, the first capacitor, and the first resistive element
Implementation Method 2
The first capacitor is connected between an output of the first gain circuitry and an output of the second gain circuitry
Implementation Method 3
The first resistive element is connected between the output of the first gain circuitry and the output of the second gain circuitry
Data Source
AI summary
A communication system includes a receiver device having a continuous time linear equalizer circuitry. The continuous time linear equalizer circuitry includes first gain circuitry, second gain circuitry, second gain circuitry a first capacitor, a first resistive element, a first inductor, and a second resistive element. The first gain circuitry and the second gain circuitry receive an input signal. The first capacitor is connected between an output of the first gain circuitry and an output of the second gain circuitry. The first resistive element is connected between the output of the first gain circuitry and the output of the second gain circuitry. The first inductor is connected to the output of the first gain circuitry, the first capacitor, and the first resistive element. The second resistive element is connected in parallel with the first inductor.