CTLE Offset Cancellation for Continuous High-Speed Serial Links
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
High-speed serial data links suffer from DC offsets in the analog front end due to manufacturing variations, which are not effectively canceled, leading to errors in received data.
Innovation Solution
A receiver with a continuous-time linear equalizer (CTLE) equipped with programmable tail current sources and a calibration circuit that adjusts current based on DC offset measurements, using a slicer and calibration counter to correct the offset, even during data transmission.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If traditional offset cancellation techniques are used, then DC offset can be canceled, but data streams must be interrupted and bandwidth is reduced
Solution Approach 1:
The patent implements continuous DC offset cancellation by processing data in parallel during normal operation. Multiple data streams are processed simultaneously through the equalizer while offset calibration occurs continuously in the background, eliminating the need to interrupt data transmission for calibration.
Solution Approach 2:
The patent separates the offset cancellation function into independent calibration circuits that operate parallel to the main data path. The calibration circuit processes differential signals separately from the primary data streams, allowing offset correction without blocking data flow.
2Reliability
If calibration modes are introduced for offset cancellation, then DC offset correction is achieved, but bandwidth loading increases
Solution Approach 1:
The calibration circuit is designed to perform multiple functions: it can operate continuously during normal data transmission and also handle specific calibration patterns when needed. The same circuit infrastructure serves both ongoing offset correction and periodic calibration requirements.
Solution Approach 2:
The system performs self-calibration by automatically detecting and correcting its own DC offset without requiring external calibration modes or additional bandwidth allocation. The calibration circuit monitors its own performance and adjusts equalizer coefficients autonomously.
3Reliability
If additional components are added to the high-speed signal path for offset cancellation, then DC offset can be corrected, but device complexity increases
Solution Approach 1:
The patent combines the offset calibration function with the existing equalizer circuitry. The calibration circuit reuses components already present in the high-speed signal path, such as the equalizer coefficients and differential signal paths, rather than adding completely separate calibration hardware.
Data Source
Figure 1
Figure 2
Figure 3
AI summary
A receiver for a serial data link, including an analog front end (AFE) including a continuous-time linear equalizer (CTLE) configured to receive an input signal from a transmitter, the CTLE including a first output node; a second output node; a plurality of programmable tail current sources configured to adjust a direct current (DC) offset between the first output node and the second output node; and a calibration circuit including: a slicer configured to output a difference between an average of a first output voltage corresponding to the first output node and an average of a second output voltage corresponding to the second output node; and a calibration counter configured to increment or decrement an offset count based on the difference, wherein the plurality of programmable tail current sources are adjusted based on a value of the offset count.