CTLE Reference Generation Using Replica FETs for PVT-Tracked Linearity

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing CTLE circuits face challenges in maintaining temperature-tracked linearity due to variations in process, voltage, and temperature (PVT), which affect the capacitive and resistive values of FETs, leading to non-linear and PVT-dependent parametric changes.

Innovation Solution

The proposed solution involves generating temperature-tracked reference voltages using replica FETs to maintain DAC linearity. A first reference voltage vreg_cdeg is generated using a replica input FET, varying according to the threshold voltage of the input FET, while a second reference voltage vreg_rdeg is generated using a replica RFET, varying with respect to the first reference voltage and the threshold voltage of the replica RFET. These reference voltages are used to control capacitor and resistor controller DACs, ensuring that the CFET and RFET control voltages vary responsive to PVT while maintaining desired capacitive and resistive values.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If conventional CTLE circuits are used with fixed reference voltages, then the circuit structure is simple, but the DAC linearity deteriorates under PVT variations

Engineering Contradiction:
ImproveDAC linearityVSAvoidreference generation circuit complexity
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The patent changes the reference voltage parameters dynamically based on temperature and process variations. Replica FETs track the threshold voltage variations of the main FETs, and these varying reference voltages are fed to the DACs to maintain linearity across PVT conditions. This resolves the contradiction by allowing the reference parameters to adapt rather than remain fixed.

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The patent uses replica FETs that copy the electrical characteristics and threshold voltage behavior of the main input FETs and RFETs. These replicas generate reference voltages that mirror the PVT variations, ensuring the DACs maintain linearity without requiring complex calibration circuits. The copying approach provides a simple yet effective solution to maintain precision.

Inventive Principle:
Principle #26Copying

2Reliability

If temperature-compensated reference voltages are generated using replica FETs, then DAC linearity under PVT variations is maintained, but the circuit complexity increases

Engineering Contradiction:
Improvetemperature-tracked linearityVSAvoidcircuit structure
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

Replica FETs are used to copy the threshold voltage characteristics of the main FETs across temperature and process variations. These replicas generate reference voltages that automatically track the PVT conditions, ensuring reliable DAC linearity without complex compensation circuits. The copying mechanism provides inherent temperature tracking with minimal additional complexity.

Inventive Principle:
Principle #26Copying

Solution Approach 2:

The replica FETs provide implicit feedback about the PVT conditions to the reference voltage generation. The reference voltages automatically adjust based on the replica FET threshold voltage variations, creating a feedback mechanism that maintains reliability under temperature changes without requiring explicit sensing or control circuits.

Inventive Principle:
Principle #23Feedback

3Stability of the object's composition

If replica FETs are used to generate varying reference voltages, then PVT-dependent parametric changes are minimized, but the area occupied by the reference generation circuit increases

Engineering Contradiction:
Improveamplification characteristics stabilityVSAvoidcircuit layout area
Core Design Contradiction:
Stability of the object's compositionVSArea of stationary object

Solution Approach 1:

Instead of using large compensation circuits or multiple sensing elements, the patent uses compact replica FETs that copy only the essential threshold voltage characteristics. This minimal copying approach provides stable amplification characteristics while occupying minimal circuit area, as the replicas can be implemented with small transistor pairs.

Inventive Principle:
Principle #26Copying

Solution Approach 2:

The replica FETs are designed to match only the specific local characteristics (threshold voltage) that affect DAC linearity, rather than copying all parameters. This selective local quality matching provides stability where needed while minimizing the area required for the reference generation circuit.

Inventive Principle:
Principle #3Local quality

Data Source

PatentUS12224715B2Reference generation circuit for maintaining temperature-tracked linearity in amplifier with adjustable high-frequency gain
Publication Date: 2025.02.11 KANDOU LABS SA
  • US12224715B2 patent drawing
  • US12224715B2 patent drawing
  • US12224715B2 patent drawing

AI summary

Equalizing an input signal according to a receiver equalizer peaking circuit having a capacitor FET (CFET) providing a capacitive value and a resistor FET (RFET) providing a resistive value, generating a capacitor control voltage at a gate of the CFET using a capacitor controller DAC based on a first reference voltage, and a RFET control voltage at a gate of the RFET using a resistor controller DAC based on a second reference voltage, generating the first reference voltage using a replica input FET, the first reference voltage varying according to a threshold voltage (Vt) of an input FET, providing the first reference voltage to the capacitor controller DAC, generating the second reference voltage using a replica RFET, the second reference voltage varying with respect to the first reference voltage and a Vt of the replica of the RFET, and providing the second reference voltage to the resistor controller DAC.