Current-Integrating Summing Circuit With Residual-Voltage Reset
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional current-integrating summing circuits suffer from residual reset-phase voltage that causes self-generated data-dependent inter-symbol interference (ISI), degrading the performance of decision feedback equalizers (DFEs) and increasing bit-error rates in data receivers.
Innovation Solution
A current-integrating summing circuit design that includes capacitors, transistors, and complementary clocks to ensure complete discharge to a common-mode voltage during the reset phase, eliminating residual voltage and reducing ISI.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If the summer is reset to zero initial condition during reset phase, then the summer is prepared for next integration phase, but residual voltage remains due to input data influence
Solution Approach 1:
The patent introduces an intermediary mechanism (additional reset path or controlled discharge mechanism) that mediates between the input data and the summer output during reset phase, preventing direct influence of input data on the output and enabling complete discharge to zero initial condition
Solution Approach 2:
The patent applies preliminary anti-action by implementing a reset mechanism that actively counteracts the residual voltage generation before it can affect the integration phase, ensuring the summer starts each integration phase with clean zero initial condition
2Measurement precision
If reset phase is implemented to prevent data-dependent errors, then integration accuracy is improved, but reset-phase induced ISI is generated
Solution Approach 1:
The patent introduces an intermediary mechanism that decouples the reset operation from input data influence, allowing accurate resetting without generating ISI by preventing the direct path from input data to summer output during reset phase
Solution Approach 2:
The patent segments the reset operation into distinct controlled phases with separate control paths, isolating the reset function from the data processing function to eliminate cross-contamination that causes ISI
3Device complexity
If conventional CI summer is used in receiver without T/H circuits, then receiver simplicity is maintained, but signal degradation occurs due to residual voltage
Solution Approach 1:
The patent introduces an intermediary reset control mechanism within the existing CI summer architecture that mediates the reset operation to eliminate residual voltage without requiring additional major circuit blocks like T/H circuits, maintaining simplicity while improving signal integrity
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The proposed design suppresses residual reset-phase voltage, improving eye opening and signal integrity, thereby enhancing DFE performance and reducing bit-error rates.
Implementation Method 1
a first capacitor and a second capacitor to integrate an input current over time
Implementation Method 2
a third pair of transistors and a fourth pair of transistors respectively configured in a cascode formation relative to the first pair of transistors and the second pair of transistors, and a pair of complementary clocks to activate the third pair of transistors to enable charging of the first and second capacitors
Implementation Method 3
The pair of complementary clocks are to activate the fourth pair of transistors to enable discharging of the first and second capacitors during a reset phase
Data Source
AI summary
A current-integrating summing circuit is provided, and may include a first capacitor and a second capacitor to integrate an input current over time, a first pair of transistors to receive a differential pair of input signals, a second pair of transistors to receive a common-mode voltage, a third pair of transistors and a fourth pair of transistors respectively configured in a cascode formation relative to the first pair of transistors and the second pair of transistors, and a pair of complementary clocks to activate the third pair of transistors to enable charging of the first and second capacitors according to the differential pair of input signals during an integration phase, wherein the pair of complementary clocks are to activate the fourth pair of transistors to enable discharging of the first and second capacitors during a reset phase.