CXL Memory Module with KV Access and Hardware Compression
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing KV-based memory applications, such as Redis, inefficiently access data using Byte Addressing for larger objects, requiring repeated memory access and inefficient compression outside the memory controller, leading to increased instruction interaction and reduced storage efficiency.
Innovation Solution
A CXL memory module with a KV interface based on the CXL protocol that enables object-based data access through hardware compression/decompression and interleaving access modes, allowing efficient storage and retrieval of large objects by buffering, compressing, and allocating memory addresses within the module.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Ease of operation
If Byte Addressing is used for accessing larger objects in existing KV-based memory applications, then data can be accessed through standard memory interfaces, but the number of repeated memory access instructions increases and storage efficiency decreases
Solution Approach 1:
The patent segments the data access process into two distinct phases: object-level access via KV interface for locating entire objects, and byte-level access via memory interface for specific data within objects. This segmentation allows the system to avoid repeated object-level memory access instructions while maintaining efficient byte-level access capability, thereby resolving the contradiction between ease of operation and productivity
Solution Approach 2:
The patent introduces a dual-interface controller as an intermediary between the host and memory chips. The controller provides both KV interface for object-based access and memory interface for byte-based access, mediating between different access modes. This intermediary enables efficient object-level operations while maintaining standard memory access capabilities, resolving the contradiction by providing the best access method for each operation type
2Ease of manufacture
If compression is performed outside the memory controller in existing systems, then data can be compressed using software algorithms, but the compression efficiency is reduced and additional processing overhead is introduced
Solution Approach 1:
The patent replaces software-based compression mechanisms with hardware-based compression engines integrated into the memory controller. This substitution of mechanical/software systems with hardware systems enables faster compression operations, reduces processing overhead, and improves overall compression efficiency while maintaining the compression functionality, thereby resolving the contradiction between ease of manufacture and productivity
Solution Approach 2:
The patent enables the memory controller to perform compression operations independently through integrated compression engines, without requiring external software intervention. This self-service capability allows the controller to handle compression internally, reducing external processing overhead and improving compression efficiency while maintaining the compression functionality, thus resolving the contradiction
3Adaptability or versatility
If object-based data access is implemented without hardware support, then flexible data management is achieved, but the number of instructions required for data access increases
Solution Approach 1:
The patent changes the addressing parameter from byte-level addressing to object-level addressing for the KV interface. This parameter change enables the host to access entire objects with a single instruction rather than multiple byte-level instructions, significantly reducing data access time while maintaining flexible object-based data management capability, thus resolving the contradiction between adaptability and time loss
Data Source
AI summary
A CXL memory module, a controller, a method for accessing data, and a storage system are provided, which relate to data storage technologies. The CXL memory module includes a controller and a group of memory chips connected to the controller. The controller has a KV interface based on a CXL protocol. The controller is configured to receive a KV instruction sent by an external device through the KV interface, store object-based data into a memory chip or acquire object-based data from a memory chip.