Cylindrical DRAM Electrode Barrier Layer Oxidation Control

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The integration of dynamic random access memory (DRAM) semiconductor devices faces challenges in reducing memory cell area while avoiding increased node resistance and bridge phenomena due to oxidation during dielectric layer formation, which degrades performance and reliability.

Innovation Solution

A semiconductor device design featuring a lower electrode structure with a cylindrical shape, a barrier layer, and a second lower electrode pattern in a space defined by the barrier layer, which suppresses excessive oxidation and maintains low resistance by blocking reaction gases, thereby preventing bridge formation and resistance increases.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If the memory cell area is reduced to increase integration density, then the integration of DRAM is improved, but the node resistance increases and bridge phenomena occur due to oxidation

Engineering Contradiction:
Improveintegration densityVSAvoidnode resistance stability
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

A barrier layer is introduced as an intermediary between the lower electrode and the dielectric layer. This barrier layer prevents reaction gases from reaching the lower electrode during dielectric layer formation, thereby blocking the oxidation pathway and preventing both resistance increase and bridge phenomena while allowing the memory cell area to be reduced for higher integration density.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Device complexity

If the lower electrode structure is simplified, then the device complexity is reduced, but oxidation occurs during dielectric layer formation causing bridge phenomena

Engineering Contradiction:
Improvelower electrode structure complexityVSAvoidbridge phenomenon prevention
Core Design Contradiction:
Device complexityVSReliability

Solution Approach 1:

The barrier layer serves as a protective intermediary that is deposited on the lower electrode structure. This additional layer prevents direct contact between reaction gases and the lower electrode during dielectric formation, effectively blocking oxidation and bridge phenomena while maintaining relative simplicity in the overall device architecture.

Inventive Principle:
Principle #24Intermediary (Mediator)

3Ease of manufacture

If the dielectric layer is formed directly on the lower electrode, then the manufacturing process is simplified, but excessive oxidation occurs increasing node resistance

Engineering Contradiction:
Improvedielectric layer formation processVSAvoidnode resistance
Core Design Contradiction:
Ease of manufactureVSReliability

Solution Approach 1:

The barrier layer is formed preliminarily on the lower electrode structure before the dielectric layer is deposited. This preliminary protective layer prevents oxidation during the subsequent dielectric formation process, ensuring that the lower electrode maintains its low resistance properties while still allowing for a relatively simple manufacturing process.

Inventive Principle:
Principle #10Preliminary action

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This design effectively stabilizes the resistance level and enhances the reliability of semiconductor devices by suppressing oxidation and bridge phenomena, maintaining performance even as integration density increases.

Implementation Method 1

barrier layer on the first lower electrode pattern... suppresses excessive oxidation... by blocking reaction gases

Methodology Applied
Scientific EffectOxidation: Oxidation

Data Source

PatentUS11670673B2Semiconductor device
Publication Date: 2023.06.06 SAMSUNG ELECTRONICS CO LTD
  • US11670673B2 patent drawing
  • US11670673B2 patent drawing
  • US11670673B2 patent drawing

AI summary

A semiconductor device includes a lower electrode structure, an upper electrode structure, and a dielectric layer between the lower and upper electrode structures and on side surfaces and an upper surface of the lower electrode structure. The lower electrode structure includes a first lower electrode pattern having a cylindrical shape, a barrier layer on the first lower electrode pattern, and a second lower electrode pattern in a space defined by the barrier layer.