Transition-Aware DAC Bit Switching for Lower RF Noise
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing digital-to-analog converters (DACs) face challenges in reducing random switching noise on driver circuitry, which limits the spurious-free dynamic range (SFDR) and introduces in-band noise, especially in RF applications.
Innovation Solution
The method involves determining whether a transition in the digital data is of a first type or a second type, and based on this determination, controlling a multiplexer to either output the data as is or swap specific bits of the data to maintain a constant number of binary transitions, thereby reducing switching noise.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Device complexity
If digital data is directly provided to DACs without bit swapping, then the circuit operation is simple, but switching noise on driver circuitry increases and SFDR deteriorates
Solution Approach 1:
The patent implements dynamic bit swapping control based on transition detection. The system monitors digital signal transitions and conditionally swaps bit pairs only when transitions are detected, making the circuit operation dynamic rather than static. This resolves the contradiction by enabling simple operation when no transitions occur while reducing switching noise when transitions are present.
Solution Approach 2:
The patent changes the operational parameter of bit ordering by swapping bit pairs conditionally. When a transition is detected in the digital signal, the system swaps adjacent bit pairs (e.g., bits 1-2 and 3-4) to redistribute transition energy. This parameter change reduces switching noise and improves SFDR while maintaining circuit simplicity through conditional execution.
2Object-generated harmful factors
If bit swapping is performed to reduce switching noise, then SFDR improves, but the control logic complexity increases
Solution Approach 1:
The patent segments the digital signal into pairs of bits and processes each pair independently through conditional swapping. This segmentation approach divides the complex control task into simpler, manageable units where each bit pair can be evaluated and swapped independently based on transition detection, reducing overall control logic complexity.
Solution Approach 2:
The patent implements feedback-based control where the system continuously monitors the digital signal for transitions and uses this feedback to determine whether bit swapping should be applied. This feedback mechanism enables intelligent, adaptive control that reduces switching noise only when necessary, optimizing the balance between noise reduction and control logic complexity.
3Object-generated harmful factors
If transitions are reduced to a predetermined number of bits, then in-band noise is reduced, but the processing complexity increases
Solution Approach 1:
The patent performs preliminary bit swapping before the digital signal reaches the DAC stage. By proactively redistributing bit transitions through conditional swapping, the system prevents excessive transitions from reaching the DAC, thereby reducing in-band noise generated during conversion. This preliminary action simplifies downstream processing while achieving noise reduction.
Data Source
Figure 1
Figure 2
Figure 3A~3B
AI summary
A system may have a multiplexer and a controller. For a transition from a first pair of bits in first data provided to digital-to-analog converters (DACs) to a second pair of bits in second data, the controller may determine whether the transition is of a first type or of a second type, and in response to determining that the transition is of the first type, control the multiplexer to output the second pair of bits to the DACs. In response to determining that the transition is of the second type and the second pair of bits are to be swapped, the controller may control the multiplexer to output a swapped pair of bits to the DACs. Data output by the multiplexer based on the second data has a predetermined number of bits that have binary values different from those of corresponding bits in the first data.