DAC Resolution Enhancement Using a Circular FIFO Buffer

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Digital-to-analog converters (DACs) face limitations in achieving higher output resolution due to their inherent bit constraints, which restrict the dynamic range and precision of the analog signals they can produce.

Innovation Solution

A system and method utilizing a first-in, first-out (FIFO) buffer operating in a wrap mode, where digital values are stored and repeatedly provided to a DAC, effectively enhancing the output resolution by interpolating between stored values, thereby generating an analog signal with a higher bit resolution than the DAC could otherwise produce.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If a DAC with higher bit resolution is used, then the output resolution and precision are improved, but the device complexity and cost increase

Engineering Contradiction:
Improveoutput resolutionVSAvoidDAC complexity
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The system segments the high-resolution conversion task into multiple lower-resolution steps. Instead of using a single high-bit DAC, the invention uses a lower-bit DAC combined with a FIFO buffer that stores multiple digital values and outputs them in a dithered sequence, effectively segmenting the resolution enhancement into temporal stages rather than requiring a monolithic high-resolution converter

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The FIFO buffer acts as an intermediary component between the digital signal source and the DAC. It introduces a buffer that can store multiple values and control their output timing, mediating the conversion process to achieve effective higher resolution without requiring the DAC itself to have higher bit depth. The buffer serves as a mediator that enables resolution enhancement through temporal dithering

Inventive Principle:
Principle #24Intermediary (Mediator)

2Measurement precision

If a FIFO buffer is used to enhance resolution, then the output resolution is improved, but the device complexity increases

Engineering Contradiction:
Improveoutput resolutionVSAvoidsystem complexity
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The FIFO buffer performs multiple functions: it acts as a simple storage element for digital values, a dithering mechanism for resolution enhancement, and a timing controller for the DAC output. This multi-functionality allows a single, relatively simple component to achieve complex resolution enhancement without requiring multiple specialized components

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The system uses readily available, simple components (FIFO buffer and standard DAC) that are already present in many digital audio systems. Rather than introducing complex specialized hardware, the invention makes these existing components serve the additional function of high-resolution conversion through clever control algorithms and buffer management

Inventive Principle:
Principle #25Self-service

Data Source

PatentUS8669892B2Digital-to-analog converter resolution enhancement using circular buffer
Publication Date: 2014.03.11 SILICON LABORATORIES INC
  • US8669892B2 patent drawing
  • US8669892B2 patent drawing
  • US8669892B2 patent drawing

AI summary

A system and method for generating an analog signal is disclosed. In one embodiment, system includes a first-in, first-out (FIFO) buffer configured to receive and store a plurality of digital values written to the FIFO buffer. The system further includes a digital-to-analog converter (DAC) coupled to read the digital values from the FIFO buffer and configured to convert the digital values to an analog signal. The FIFO buffer is configured to operate in a first mode in which writes to the FIFO buffer are inhibited and current digital values stored in the FIFO buffer are provided to the DAC in a repeating sequence.