DAC Self-Calibration for Static Mismatch in CT Delta-Sigma Modulators

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Digital-to-analog converters (DACs) in continuous-time delta-sigma modulators suffer from static mismatch errors, which degrade the accuracy of analog-to-digital conversion and are not effectively corrected by existing noise-shaping techniques.

Innovation Solution

A digital calibration technique that utilizes the DAC unit elements themselves to measure and correct static mismatch errors by forcing individual elements to output complementary values and using external or internal DC offsets to determine relative errors, without requiring additional circuitry beyond logic design inside DAC drivers.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If noise-shaping techniques are used to correct DAC errors, then conversion accuracy is improved, but static mismatch errors are not effectively corrected

Engineering Contradiction:
Improveconversion accuracyVSAvoidstatic mismatch error correction
Core Design Contradiction:
Measurement precisionVSReliability

Solution Approach 1:

The patent changes the operational parameters of DAC unit elements by forcing them to output complementary values (swapping 0 and 1 states) during calibration phases. This parameter manipulation allows the system to measure and correct static mismatch errors by comparing outputs when elements are in opposite states, thereby resolving the limitation of conventional noise-shaping techniques that cannot address static mismatches

Inventive Principle:
Principle #35Parameter changes

2Measurement precision

If additional circuitries are added to measure DAC mismatch errors, then measurement precision is improved, but device complexity increases

Engineering Contradiction:
Improvemismatch error measurement accuracyVSAvoidcircuitry complexity
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The patent implements a self-service calibration mechanism where the DAC unit elements measure each other's mismatch errors through their own operational states. By forcing individual elements to complementary values and using the ADC to measure the resulting outputs, the system achieves precise mismatch measurement without requiring external measurement circuitries, thus maintaining simplicity while improving accuracy

Inventive Principle:
Principle #25Self-service

Solution Approach 2:

The calibration methodology uses the existing ADC and DAC components for dual purposes: normal conversion operations and mismatch error measurement. The same DAC unit elements that perform conversion also serve as measurement tools by forcing them into complementary states, eliminating the need for dedicated measurement circuitry and reducing overall device complexity

Inventive Principle:
Principle #6Universality (Multi-functionality)

3Object-generated harmful factors

If calibration is performed to reduce static mismatch errors, then harmonic distortion is reduced, but calibration time and complexity increase

Engineering Contradiction:
Improveharmonic distortionVSAvoidcalibration time
Core Design Contradiction:
Object-generated harmful factorsVSLoss of time

Solution Approach 1:

The patent performs calibration actions in advance by forcing DAC unit elements into complementary states and measuring their outputs before normal operation. This preliminary calibration establishes correction data that can be used to reduce harmonic distortion, allowing the system to achieve lower distortion levels without incurring time penalties during actual signal conversion

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The calibration process is implemented as a periodic operation that can be performed at predetermined intervals or during unused time slots. By scheduling calibration periodically rather than continuously, the system reduces harmonic distortion while minimizing the time impact on normal operations, achieving a balance between distortion reduction and operational efficiency

Inventive Principle:
Principle #19Periodic action

Data Source

PatentEP2930849B1Estimation of digital-to-analog converter static mismatch errors
Publication Date: 2019.05.01 ANALOG DEVICES GLOBAL UNLTD
  • EP2930849B1 patent drawingFigure 1~2
  • EP2930849B1 patent drawingFigure 3~4
  • EP2930849B1 patent drawingFigure 5

AI summary

Digital-to-analog converters (DACs) are used widely in electronics. The DACs are usually not ideal and typically exhibits errors, e.g., static mismatch errors. This disclosure describes a digital calibration technique for DAC static mismatch in continuous-time delta-sigma modulators (CTDSMs). The methodology utilizes the DAC unit elements (UEs) themselves to measure each other's mismatch. There are no extra circuitries except for the logic design inside DAC drivers or comparators. The methodology is an attractive calibration technique for high performance CTDSMs, especially for high speed system in multi-gigahertz range with low over-sampling rate (OSR).