Data Block Encoding With Inversion Flag for Running Disparity Control
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing encoding schemes such as 8b/10b, 64b/66b, and 64b/67b encoding schemes may lead to reduced transmission efficiency, difficulty in accurate decoding, and uncontrolled running disparity and run length, affecting clock reproduction performance.
Innovation Solution
An encoding device and method that divides input data into N bits, calculates running disparity, and adds a one-bit flag to control inversion based on past disparity to maintain DC balance and control run length, while a decoding device and method use the flag to determine inversion or non-inversion for accurate decoding.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Stability of the object's composition
If 8b/10b encoding scheme is used, then DC balance is achieved, but transmission efficiency is reduced
Solution Approach 1:
The patent changes the encoding parameters by using a variable inversion flag mechanism instead of fixed codebook mapping. By dynamically inverting data blocks based on running disparity calculation, the system achieves DC balance without the overhead of traditional block encoding schemes, thereby maintaining transmission efficiency while ensuring DC balance.
2Productivity
If 64b/66b encoding scheme is used, then transmission efficiency is improved, but DC-free property is not achieved
Solution Approach 1:
The patent implements a feedback mechanism by calculating running disparity and using it to control data block inversion. The encoder continuously monitors the disparity and dynamically adjusts subsequent encoding decisions based on the accumulated imbalance, ensuring DC-free transmission while maintaining high transmission efficiency through flexible block manipulation.
3Stability of the object's composition
If 64b/67b encoding scheme is used, then DC balance is achieved, but run length is deteriorated affecting decoding accuracy
Solution Approach 1:
The patent applies dynamic control by adjusting data block inversion based on real-time running disparity calculation. This dynamic approach allows the system to maintain DC balance while preserving run length characteristics, as the inversion decisions are made adaptively rather than through fixed encoding rules, thereby maintaining decoding accuracy.
4Stability of the object's composition
If data inversion is performed to control running disparity, then DC balance is maintained, but additional control bits are required
Solution Approach 1:
The patent uses an intermediary approach by introducing a single inversion flag that mediates between the data blocks. Instead of adding multiple control bits for each encoding decision, the system uses this intermediate flag to control whether subsequent blocks are inverted, thereby maintaining DC balance with minimal overhead.
Data Source
Figure 1
Figure 2
Figure 3
AI summary
The technology relates to an encoding device, an encoding method, a decoding device, a decoding method, and a program enabling encoding with favorable transmission efficiency with a controlled running disparity. There are provided: a calculation section dividing inputted data into N bits to calculate a first running disparity of a data string of the N bits; a determination section determining whether the data string of the N bits is inverted based on the first running disparity calculated by the calculation section and a second running disparity calculated at a time point before the first running disparity; and an addition section inverting or non-inverting the data string of the N bits based on a result of the determination by the determination section to add a flag indicating the result of the determination by the determination section for outputting. The technology is applicable to a device communicating in an SLVS-EC specification.