Parameterizable Data Bus Interface Circuitry Automation

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The integration of logic cores in complex integrated circuits is a time-consuming process due to the need for manual configuration of various bus protocols, requiring designers to create interface logic, which is error-prone and requires extensive knowledge of interconnect and sub-circuit cores.

Innovation Solution

A method is provided to automatically select and instantiate parameterizable data bus interface blocks based on the requirements and capabilities of components, allowing for user-input-driven configuration of communication parameters, ensuring compatibility and efficient data bus parameterization.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Ease of operation

If manual configuration of bus protocols and interface logic is used to integrate logic cores, then design flexibility and control are improved, but design time and complexity increase significantly

Engineering Contradiction:
ImproveDesign flexibilityVSAvoidDesign time
Core Design Contradiction:
Ease of operationVSLoss of time

Solution Approach 1:

The system enables self-service by allowing the circuit design system to automatically configure bus protocols and generate interface logic based on component requirements, eliminating the need for manual designer intervention in routine configuration tasks while preserving design flexibility through parameter specification

Inventive Principle:
Principle #25Self-service

Solution Approach 2:

The invention applies preliminary action by pre-defining bus protocol configurations and interface logic templates that can be automatically selected and instantiated based on component specifications, preparing the integration framework in advance before actual design assembly

Inventive Principle:
Principle #10Preliminary action

2Reliability

If manual creation of interface logic is performed to connect logic cores to standard buses, then integration accuracy and error reduction are improved, but designer expertise requirements and process complexity increase

Engineering Contradiction:
ImproveIntegration accuracyVSAvoidProcess complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The system introduces an intermediary automated configuration process that mediates between component specifications and final interface implementation, translating design requirements into correctly configured bus interfaces and interface logic without direct manual intervention, thereby improving reliability while managing complexity

Inventive Principle:
Principle #24Intermediary (Mediator)

3Productivity

If parameterizable data bus interface blocks are automatically selected and instantiated, then integration speed and productivity are improved, but automation extent and potential configuration errors increase

Engineering Contradiction:
ImproveIntegration speedVSAvoidAutomation level
Core Design Contradiction:
ProductivityVSExtent of automation

Solution Approach 1:

The system implements feedback mechanisms where the automated configuration process continuously validates selected interface blocks and parameters against component requirements and bus protocol specifications, providing verification at each configuration step to prevent errors while maintaining high automation levels

Inventive Principle:
Principle #23Feedback

Data Source

PatentUS8359557B1Method and apparatus for generating data bus interface circuitry
Publication Date: 2013.01.22 XILINX INC
  • US8359557B1 patent drawing
  • US8359557B1 patent drawing
  • US8359557B1 patent drawing

AI summary

A method is provided for generation of a circuit design. A plurality of components, including at least a processor and a peripheral device, is instantiated in a circuit design. One or more parameterizable data bus interface blocks are automatically selected based on the master-slave relationships, requirements, and capabilities of the components. The one or more parameterizable data bus interface blocks are instantiated in the circuit design. In response to user input, values are assigned to one or more parameters of the processor. The plurality of components and data bus interface blocks are automatically parameterized by determining appropriate parameter values according to the parameters of the processor and capabilities and requirements of the components and data bus interface blocks.