Data-Controlled Latching Circuit for Low-Switching Power

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional latching circuits in synchronous data processing systems consume excessive power due to unnecessary switching of devices when data values do not change, and require additional transistors to facilitate data overwriting, leading to high power consumption and increased logic area.

Innovation Solution

A latching circuit design featuring a feedback loop with two inverting devices and switching circuits that are controlled by the data signal, allowing the feedback loop to be updated only when data changes, eliminating the need for an inverted clock signal and reducing power consumption by minimizing unnecessary switching.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If conventional latching circuits use clocked feedback loops with transmission gates, then data values can be reliably updated in sync with the clock signal, but power consumption increases due to unnecessary switching when data values do not change

Engineering Contradiction:
Improvedata update reliabilityVSAvoidpower consumption
Core Design Contradiction:
ReliabilityVSUse of energy by moving object

Solution Approach 1:

The feedback loop is made dynamically controllable through data signal-controlled switching circuits that adapt the loop's connectivity based on whether data values have changed. When data changes, the switching circuits enable the feedback loop for updates; when data remains stable, the loop is isolated to prevent unnecessary switching and power consumption.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The latching circuit uses its own data signal to control the switching circuits, eliminating the need for external inverted clock signals. The data signal itself serves dual purposes: as the information carrier and as the control signal for enabling/disabling the feedback loop, thereby simplifying the clocking infrastructure and reducing power consumption.

Inventive Principle:
Principle #25Self-service

2Use of energy by moving object

If transmission gates are replaced with simple transistor pass gates to reduce power consumption, then power efficiency improves, but the ability to overwrite data values in the feedback loop becomes difficult and yield decreases

Engineering Contradiction:
Improvepower consumptionVSAvoiddata overwriting capability
Core Design Contradiction:
Use of energy by moving objectVSReliability

Solution Approach 1:

The switching circuits use asymmetrical transistor arrangements with different connectivity patterns that enable effective data overwriting. The asymmetrical design allows one transistor to act as a strong driver while the other provides controlled isolation, creating an imbalance that facilitates reliable data value updates without requiring inverted clock signals.

Inventive Principle:
Principle #4Asymmetry

Solution Approach 2:

The switching circuits act as intermediary elements between the data input and the feedback loop, mediating the data update process. These switching circuits translate simple transistor pass gate operations into effective feedback loop updates by providing controlled connectivity and isolation, thereby enabling reliable data overwriting without complex clocking.

Inventive Principle:
Principle #24Intermediary (Mediator)

3Ease of operation

If inverted clock signals are generated using buffers on the clock tree, then clocked feedback loops can be properly controlled, but logic area and power consumption increase

Engineering Contradiction:
Improvefeedback loop controlVSAvoidlogic area
Core Design Contradiction:
Ease of operationVSArea of stationary object

Solution Approach 1:

The data signal serves dual purposes as both information carrier and control signal for the switching circuits. By using the data signal itself to control the feedback loop connectivity, the circuit eliminates the need for separate inverted clock signal generation infrastructure, thereby reducing logic area and associated power consumption.

Inventive Principle:
Principle #25Self-service

Solution Approach 2:

The data signal is given multiple functions: it carries the information to be latched and simultaneously serves as the control signal for the switching circuits. This multi-functionality eliminates the need for dedicated clock signal generation and distribution infrastructure, reducing both area and power consumption.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS8941428B2Low power latching circuits
Publication Date: 2015.01.27 ARM LTD
  • US8941428B2 patent drawing
  • US8941428B2 patent drawing
  • US8941428B2 patent drawing

AI summary

A latching circuit has an input for receiving the data value, an output for outputting a value indicative of the data value, a clock signal input for receiving a clock signal; and a pass gate. A feedback loop has two switching circuits arranged in parallel between two inverting devices, a first of the two switching circuits is configured to be off and not conduct in response to a control signal having a predetermined control value and a second of the two switching circuits is configured to be on and conduct in response to the control signal having the predetermined control value. A control signal controlling the two switching circuits is linked such that the switching devices switch their conduction status and the access control device act together to update the data value within the feedback loop.