Data Driving Circuit Multiplexing Oxide TFT Reliability
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The use of oxide thin film transistors in multiplex circuits for display panels results in low reliability due to high frequency charging and discharging, leading to insufficient charging of display devices and reduced transistor lifetime, affecting the normal operation and longevity of the display panel.
Innovation Solution
A data driving circuit with a multiplex circuit that includes switch groups of oxide thin film transistors, where each data output terminal is coupled to multiple data lines through switch tubes controlled by gate control terminals, reducing the duration of high frequency charging and discharging, and improving the reliability of the multiplex circuit.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Device complexity
If oxide thin film transistors are used in multiplex circuits for data output, then the number of data output terminals can be reduced to implement narrow frame, but the high frequency charging and discharging causes low reliability and reduced transistor lifetime
Solution Approach 1:
The multiplex circuit is divided into multiple switch groups, with each group containing multiple switch tubes. This segmentation allows the circuit to operate in different time periods, reducing the frequency of charging and discharging for each individual transistor while maintaining the overall multiplexing function.
Solution Approach 2:
The patent implements periodic action by controlling different switch groups in different time periods. Each switch group is activated sequentially rather than simultaneously, which reduces the charging and discharging frequency of individual oxide thin film transistors, thereby improving reliability and extending transistor lifetime.
2Device complexity
If oxide thin film transistors are used in multiplex circuits, then data output terminals can be reduced, but high frequency charging and discharging leads to insufficient charging of display devices
Solution Approach 1:
By implementing periodic action with multiple switch groups activated in different time periods, the patent reduces the charging frequency requirements. This allows each transistor to charge the pixel driving circuit more thoroughly within its active period, ensuring sufficient charging while maintaining the reduced terminal count.
Solution Approach 2:
The patent employs dynamic control of switch groups based on time periods, adapting the operation of each switch group to its specific activation window. This dynamic approach ensures that each transistor operates within optimal charging parameters during its active period, achieving sufficient charging despite the reduced number of data output terminals.
3Device complexity
If multiplex circuit uses oxide thin film transistors for narrow frame implementation, then data output terminals are reduced, but transistor lifetime is reduced due to high frequency operation
Solution Approach 1:
The patent applies periodic action by dividing the multiplex circuit operation into multiple time periods, with each switch group activated sequentially. This reduces the frequency of charging and discharging cycles for each oxide thin film transistor, thereby extending transistor lifetime while maintaining the narrow frame benefit of reduced data output terminals.
Data Source
AI summary
Embodiments of the present disclosure relate to a data driving circuit, a driving method thereof, an array substrate, and a display panel. The data driving circuit includes a data driver, a multiplex circuit, and a control circuit. The data driver includes M data output terminals, and each of the data output terminals provides a data signal to L data lines via the multiplex circuit. The multiplex circuit includes M×L switch groups, and each of the switch groups includes N switch tubes and is coupled between one data line and the corresponding data output terminal. Each switch tube is coupled to one of L×N gate control terminals of the control circuit. Each gate control terminal is coupled to M switch tubes that are spaced apart from each other by (L×N×1) switch tubes. In the embodiments, M is an integer, and L and N are integers greater than or equal to 2.