High-Speed Data Link Clock Recovery via Skew Compensation

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

High-speed data transmission links face noise-induced disruptions and data loss due to skew errors between clock and data signals, which existing technologies struggle to reliably address, especially in applications requiring fast communication.

Innovation Solution

A data transmission link design that includes a receiver with filters to separate clock and data signals, an adjustable de-skew circuit to correct skew errors, and a skew-error detection and control system to ensure accurate sampling, thereby increasing timing margin and data detection reliability.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If high-speed data transmission is implemented, then transmission speed is improved, but noise-induced disruptions and data loss increase

Engineering Contradiction:
Improvetransmission speedVSAvoiddata transmission reliability
Core Design Contradiction:
SpeedVSReliability

Solution Approach 1:

The transmitted signal is segmented into two separate signals: a data signal and a clock signal. These are transmitted through different channels (differential and common-mode respectively), allowing independent optimization of each signal path and reducing mutual interference that causes noise-induced disruptions at high speeds

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

A common-mode clock signal is introduced as an intermediary reference that both transmitter and receiver use for timing. This external clock reference acts as a mediator that synchronizes the high-speed data transmission without being susceptible to the same noise affecting the data channel, thereby maintaining reliability at high transmission speeds

Inventive Principle:
Principle #24Intermediary (Mediator)

2Measurement precision

If clock signal is transmitted with data signal, then timing synchronization is improved, but skew error between clock and data signals increases

Engineering Contradiction:
Improvetiming synchronization precisionVSAvoidskew error
Core Design Contradiction:
Measurement precisionVSManufacturing precision

Solution Approach 1:

The clock and data signals are segmented into separate transmission channels with different characteristic impedances and routing. The differential data signal and common-mode clock signal travel through physically separated paths, allowing independent optimization and compensation of each channel's delay characteristics to minimize skew error

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The system changes the transmission mode from single-ended to differential for data signals, and uses common-mode for clock signals. This parameter change in signal modulation and transmission mode allows for better control of signal integrity and skew compensation at high speeds

Inventive Principle:
Principle #35Parameter changes

3Measurement precision

If complex clock recovery circuitry is used, then timing accuracy is improved, but device complexity increases

Engineering Contradiction:
Improvetiming accuracyVSAvoidclock generation and recovery complexity
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The transmitted clock signal serves as an intermediary that carries timing information directly to the receiver. Instead of using complex clock recovery circuits to generate the clock from data transitions, the system uses this external clock reference as a mediator, simplifying the receiver's clock generation and recovery circuitry while maintaining high timing accuracy

Inventive Principle:
Principle #24Intermediary (Mediator)

Data Source

PatentUS10735176B1High-speed data recovery with minimal clock generation and recovery
Publication Date: 2020.08.04 NUCONCEPTS HLDG LLC
  • US10735176B1 patent drawing
  • US10735176B1 patent drawing
  • US10735176B1 patent drawing

AI summary

A data transmission link includes a transmitter superpositioning a data signal and a clock signal to generate a first signal. The transmitter transmits the first signal, through a link, wherein, the clock signal has a frequency equal to or higher than a Nyquist frequency of the data signal.