Architectural Data Mover TLP Hints for Persistent Memory Writes

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Information handling systems face inefficiencies in processing and storing data, particularly in optimizing memory transactions to persistent memory, leading to increased latency and data retention issues.

Innovation Solution

An architectural data mover generates a transaction layer packet (TLP) hint for write operations to persistent memory, ensuring automatic flushing and retention-free writes through a logic block that interprets the hint and implements persistent writes.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Loss of time

If data is written to persistent memory using conventional memory transactions, then data is stored in memory buffers, but data is cached or retained in memory buffers causing increased latency

Engineering Contradiction:
ImprovelatencyVSAvoiddata retention
Core Design Contradiction:
Loss of timeVSReliability

Solution Approach 1:

The system performs preliminary actions by generating TLP hints before actual write operations to persistent memory. These hints pre-instruct the memory subsystem to flush buffers and avoid caching, ensuring that subsequent write operations complete immediately without data retention, thereby reducing latency while maintaining data reliability.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent introduces TLP hints as an intermediary mechanism between the processor and persistent memory. These hints act as mediators that convey flushing instructions to the memory subsystem, enabling the system to achieve both low latency and reliable data storage by controlling buffer behavior without requiring direct processor intervention.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Productivity

If memory buffers are used for data storage, then data processing efficiency is improved, but data is cached or retained in buffers causing latency increases

Engineering Contradiction:
Improvedata processing efficiencyVSAvoidlatency
Core Design Contradiction:
ProductivityVSLoss of time

Solution Approach 1:

The system performs preliminary actions by generating TLP hints before actual write operations to persistent memory. These hints pre-instruct the memory subsystem to flush buffers and avoid caching, ensuring that subsequent write operations complete immediately without data retention, thereby reducing latency while maintaining data reliability.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent applies local quality by differentiating buffer behavior based on the type of memory operation. For persistent memory writes marked with TLP hints, the system configures buffers to flush immediately rather than cache data. This localized adjustment to buffer behavior allows efficient data processing for non-persistent operations while ensuring low-latency writes to persistent memory.

Inventive Principle:
Principle #3Local quality

3Productivity

If conventional write operations are used without TLP hints, then device complexity is reduced, but memory transactions lack optimization for persistent memory

Engineering Contradiction:
Improvememory transaction efficiencyVSAvoidtransaction processing complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The patent introduces TLP hints as an intermediary mechanism between the processor and persistent memory. These hints act as mediators that convey flushing instructions to the memory subsystem, enabling the system to achieve both low latency and reliable data storage by controlling buffer behavior without requiring direct processor intervention.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The system implements self-service by enabling the data mover or memory subsystem to autonomously interpret and act on TLP hints. Once hints are generated, the memory subsystem automatically flushes buffers and manages data transmission without requiring additional processor intervention, thereby optimizing memory transactions while maintaining manageable device complexity.

Inventive Principle:
Principle #25Self-service

Data Source

PatentUS10853255B2Apparatus and method of optimizing memory transactions to persistent memory using an architectural data mover
Publication Date: 2020.12.01 DELL PROD LP
  • US10853255B2 patent drawing
  • US10853255B2 patent drawing
  • US10853255B2 patent drawing

AI summary

An information handling system with improved memory transactions includes a data mover configured to generate a transaction layer packet (TLP) hint when a descriptor includes a write operation to a persistent memory. A logic block may perform a persistent write based on the TLP hint.