Data Packing Controller for Memory Efficiency

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional data packing methods require significant memory and power consumption in electronic systems, leading to increased silicon area and manufacturing costs.

Innovation Solution

A controller that discards invalid data items and generates data type bits for valid data items, storing them in separate buffers to reduce memory and power consumption, combined with efficient decoding architectures for encoded data.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If conventional data packing methods are used to store all data items in memory, then data integrity is maintained, but memory size and power consumption increase significantly

Engineering Contradiction:
Improvedata integrityVSAvoidmemory size
Core Design Contradiction:
ReliabilityVSArea of stationary object

Solution Approach 1:

The patent extracts and removes invalid data items from the data stream before storing them in memory. By using qualifier bits to identify valid versus invalid data items, the system only stores necessary valid data, eliminating waste of memory resources on invalid entries while maintaining data integrity through selective storage.

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The patent applies discarding by eliminating invalid data items that would otherwise occupy memory space. The qualifier bits enable the system to discard invalid entries without losing useful information, as the validity status is tracked separately, thus reducing memory requirements while preserving data integrity for valid items.

Inventive Principle:
Principle #34Discarding and recovering

2Quantity of substance

If conventional data packing methods are used to store all data items in memory, then complete data storage is achieved, but power consumption increases

Engineering Contradiction:
Improvedata storage capacityVSAvoidpower consumption
Core Design Contradiction:
Quantity of substanceVSUse of energy by stationary object

Solution Approach 1:

The patent extracts only the valid data items needed for storage by using qualifier bits to filter out invalid entries. This selective extraction reduces the total quantity of data stored in memory, directly lowering the power consumption associated with memory operations while maintaining adequate data storage capacity for valid information.

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The system discards invalid data items that would consume memory power without providing useful information. By tracking validity through qualifier bits and discarding invalid entries, the system reduces the energy required for memory access and maintenance while preserving storage capacity for valid data.

Inventive Principle:
Principle #34Discarding and recovering

3Measurement precision

If data is packed with detailed type information for each item, then data processing accuracy is improved, but memory bandwidth and storage requirements increase

Engineering Contradiction:
Improvedata processing accuracyVSAvoidmemory bandwidth
Core Design Contradiction:
Measurement precisionVSQuantity of substance

Solution Approach 1:

The patent merges the validity information into compact qualifier bits that are processed together with the data items. This consolidation maintains data processing accuracy by tracking validity status without requiring separate extensive type information for each data item, thereby reducing memory bandwidth requirements while preserving precision.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The patent changes the representation of data type information from detailed per-item type fields to compact qualifier bits that indicate validity. This parameter change reduces the quantity of information that must be stored and transmitted in memory while maintaining the necessary precision for accurate data processing through the qualifier bit mechanism.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS20250306936A1Data packing for power and area-efficient memory structures and performance-efficient decoding of encoded data
Publication Date: 2025.10.02 XILINX INC
  • US20250306936A1 patent drawing
  • US20250306936A1 patent drawing
  • US20250306936A1 patent drawing

AI summary

A system for packing data includes a controller configured to receive compressed data. The compressed data includes data items and qualifier bits for the data items. The controller is configured to discard the data items designated as invalid by the qualifier bits. The controller is configured to generate data type bits specifying data type information for the data items designated as valid by the qualifier bits. The system includes a buffer. The controller is configured to store the data items designated as valid by the qualifier bits and the data type bits in the buffer. A system can include one or more decoders configured to decode encoded data and output literals, lengths, and distances.