Data Processing Device Buffer Utilization via Dynamic Routing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current communications devices experience low buffer utilization due to uneven data distribution across buffers, leading to inefficient data storage and exchange processes.
Innovation Solution
A data processing apparatus with an input switching module, buffer module, output switching module, write arbiter, read arbiter, and rearranger, which allows data to be stored and retrieved from any buffer unit based on availability and destination port requirements, optimizing buffer utilization through intelligent data routing and sorting.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Ease of operation
If data received by each input end is buffered into a corresponding dedicated buffer, then data storage is simple and direct, but buffer utilization becomes low due to uneven data distribution
Solution Approach 1:
The patent merges multiple dedicated buffers into a shared buffer pool that serves all input ends. Instead of having N separate buffers for N input ends, the system uses a unified buffer space where data from any input end can be stored anywhere in the pool, thereby improving overall buffer utilization while maintaining storage functionality.
Solution Approach 2:
The buffer pool is designed to serve multiple input ends simultaneously. Each buffer unit in the pool can receive data from any input end, making the buffer system universal rather than dedicated. This multi-functionality allows flexible data placement and maximizes buffer usage efficiency.
2Quantity of substance
If data spaces of some buffers are all occupied, then data storage capacity is maximized for those buffers, but data received by corresponding input ends cannot be stored
Solution Approach 1:
The patent introduces a buffer management unit as an intermediary that mediates between input ends and the buffer pool. This mediator dynamically allocates buffer spaces, monitors buffer occupancy, and redirects data from full buffers to available spaces in the pool, thereby maintaining both storage capacity and flexibility simultaneously.
Solution Approach 2:
The buffer allocation system is dynamic rather than static. Buffer assignments change based on real-time occupancy status, allowing the system to adapt to varying data loads. When some buffers are full, the system dynamically redirects data to available spaces, maintaining storage flexibility while maximizing overall capacity utilization.
3Ease of operation
If dedicated buffers are used for each input end, then data routing is straightforward, but data space utilization becomes inefficient
Solution Approach 1:
The patent segments the buffer pool into multiple buffer units that can be independently managed and allocated. This segmentation allows the system to maintain simple routing decisions (data goes to any available buffer unit) while improving overall utilization efficiency through flexible allocation across multiple discrete units rather than a single large buffer or fixed dedicated buffers.
Data Source
Figure 1
Figure 2
Figure 3
AI summary
Embodiments of the present invention disclose a data processing apparatus and a terminal. A first output end to an Nth output end of an input switching module in the apparatus are respectively connected to input ends of a first cache unit to an Nth cache unit included in a cache module; a control end of a write arbiter is connected to a control end of the input switching module; a first input end to an Nth input end of an output switching module are respectively connected to output ends of the first cache unit to the Nth cache unit; a first output end to an Nth output end of the output switching apparatus are respectively connected to a first input end to an Nth input end of a rearranger; a control end of a read arbiter is connected to a control end of the output switching module; and a first output end to an Nth output end of the rearranger are respectively connected to a first output end to a Nth output end of the data processing apparatus. The embodiments of the present invention can improve utilization of a cache unit.