Data Register Clock Gating for Data-Type-Aware Power Reduction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Neural networks consume significant power due to massive computations, particularly in accelerators like neural network processors, which can be mitigated by applying data-type-aware clock-gating techniques to reduce dynamic power consumption.
Innovation Solution
Implement data-type-aware clock-gating in integrated circuit design by strategically grouping and clock-gating unused bits of data registers in processing elements, using multi-bit flip-flops to minimize layout area and reduce power consumption.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Use of energy by moving object
If data-type-aware clock-gating is applied to reduce power consumption, then power consumption is reduced, but device complexity increases due to grouping and independently clock-gating unused bits
Solution Approach 1:
The data register is segmented into multiple groups of bits, where each group can be independently clock-gated. This segmentation allows selective clocking of only the necessary bit groups based on data type, reducing overall power consumption while managing complexity through structured organization
Solution Approach 2:
The clock-gating mechanism dynamically adjusts which bit groups are active based on the data type being processed. By making the clock distribution dynamic rather than static, the system adapts to different computational needs, reducing power consumption during operations that require fewer bit groups
2Area of moving object
If multi-bit flip-flops are used to minimize layout area, then area is reduced, but manufacturing precision requirements increase
Solution Approach 1:
Multiple flip-flops are merged into multi-bit flip-flop structures to reduce the overall layout area. By combining functionality into fewer, more integrated components, the physical footprint is reduced while maintaining the necessary computational capabilities through careful design of the merged structures
Data Source
Figure 1
Figure 2
Figure 3
AI summary
To reduce power consumption, data bits or a portion of a data register that is not expected to toggle frequently can be grouped together, and be clock-gated independently from the rest of the data register. The grouping of the data bits can be determined based on the data types of the workload being operated on. For a data register configured to store a numeric value that supports multiple data types, the portion of the data register being clock-gated may store a group of data bits that are unused for one or more data types of the multiple data types supported by the data register. The portion of the data register being clock-gated can also be a group of data bits that remain unchanged or have a constant value for numeric values within a certain numeric range that is frequently operated on.