Data Transfer Between Clock Domains Without Synchronization
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing data transfer schemes between digital domains with arbitrary phase relationships suffer from significant delays and increased semiconductor real estate usage due to the need for synchronization circuits and flip flops, which complicates layout and routing designs in handheld devices.
Innovation Solution
A system that facilitates data transfer between domains with arbitrary phase relationships by using a multiplexer controlled by an authorization component, eliminating the need for synchronization stages and flip flops, thereby reducing delays and conserving space.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If synchronization circuits and flip flops are used to transfer data between domains with arbitrary phase relationships, then data transfer reliability is improved, but device complexity and area increase
Solution Approach 1:
The patent extracts and eliminates the synchronization circuits and flip flops from the data transfer path between domains with arbitrary phase relationships. By removing these intermediate synchronization elements, the system achieves direct data transfer without the added complexity and area overhead, while maintaining reliability through alternative timing control mechanisms.
Solution Approach 2:
The patent implements a universal data transfer scheme that works across domains with arbitrary phase relationships without requiring domain-specific synchronization circuitry. The same direct transfer mechanism can be applied universally to different clock domains, eliminating the need for specialized synchronization components in each case.
2Reliability
If synchronization circuits and flip flops are used to transfer data between domains with arbitrary phase relationships, then data transfer reliability is improved, but area consumption increases
Solution Approach 1:
The patent extracts and eliminates the synchronization circuits and flip flops from the data transfer path between domains with arbitrary phase relationships. By removing these intermediate synchronization elements, the system achieves direct data transfer without the added complexity and area overhead, while maintaining reliability through alternative timing control mechanisms.
Solution Approach 2:
The patent merges the data transfer function directly between domains without inserting separate synchronization stages. By combining the transfer path and eliminating intermediate components, the system reduces area consumption while maintaining the essential function of reliable data transfer across clock domains.
3Ease of operation
If flip flops are used for synchronization, then data transfer between domains is enabled, but clock delay increases
Solution Approach 1:
The patent extracts and eliminates the flip flops from the data transfer path. By removing these synchronization elements, the system eliminates the clock delay introduced by flip flop registers while maintaining data transfer capability through direct routing between domains with arbitrary phase relationships.
Solution Approach 2:
The patent implements a direct data transfer mechanism that skips the intermediate flip flop stages. Data rushes through the transfer path directly from source to destination domain without being captured and re-launched by flip flops, thereby eliminating the inherent clock delay of synchronization registers.
Data Source
AI summary
One or more aspects of the present invention pertain to transferring digital data between first and second domains, where a first clock of the first domain operates at a first frequency and a second clock of the second domain operates at a second frequency, where the first frequency is higher than the second frequency, and where the first and second clocks have arbitrary phase relationships relative to one another. Techniques employed facilitate efficient digital data transfer between the first and second domains while conserving valuable semiconductor real estate.