DC-DC Converter Feedback Circuit for Voltage Stability
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Computing systems face unreliable behavior due to transient voltage drops caused by changes in current demand, which existing power converter feedback circuitry often fails to address adequately within the clock period.
Innovation Solution
A power converter system that includes two power transistors connected in series with a low pass filter, using a current feedback circuit to monitor inductor current changes and adjust the output voltage by selecting between a current sense amplifier and an emulated voltage ramp during different phases of the clock period to maintain stability.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If the feedback circuit monitors current continuously, then the output voltage stability is improved, but the circuit complexity increases
Solution Approach 1:
The feedback circuit is segmented into two distinct paths: a fast path using an emulated voltage ramp for quick response during transient conditions, and a slow path using a current sense amplifier for accurate steady-state monitoring. This segmentation allows the system to achieve both fast response and accuracy without requiring the full complexity of continuous current monitoring at all times.
Solution Approach 2:
The feedback circuit dynamically switches between the fast path and slow path based on operating conditions. During transient states when the PWM signal changes duty cycle rapidly, the fast path is activated for immediate response. During steady-state operation, the slow path takes over for precise voltage regulation. This dynamic switching optimizes performance across different operating phases.
2Measurement precision
If the current sense amplifier is used during the short phase, then the feedback accuracy is improved, but the response time exceeds the available clock period
Solution Approach 1:
The emulated voltage ramp is pre-generated based on the PWM clock signal before the actual current measurement is needed. This preliminary action provides an immediate feedback signal during the short phase without waiting for the current sense amplifier to complete its measurement, thus maintaining both accuracy and fast response time.
Solution Approach 2:
The emulated voltage ramp acts as an intermediary signal that approximates the inductor current behavior during the short phase. Instead of directly measuring the actual current (which takes too long), the system uses this intermediary signal that mimics the current profile, providing timely feedback without the time penalty of actual current sensing.
3Power
If the high side transistor is turned on for the entire clock period, then the power delivery is improved, but the voltage instability increases due to inadequate feedback
Solution Approach 1:
The high side transistor is controlled with periodic switching at the PWM frequency rather than being continuously on. This periodic action, combined with the dual-path feedback system, allows the transistor to be turned on for appropriate durations (duty cycle) while maintaining voltage stability through timely feedback from both the fast and slow paths.
Solution Approach 2:
A comprehensive feedback system is implemented that combines both the fast path (emulated voltage ramp) and slow path (current sense amplifier) to continuously monitor system state. This feedback information is used to adjust the high side transistor duty cycle dynamically, ensuring stable voltage output while maintaining adequate power delivery capability.
Data Source
AI summary
Systems, apparatuses, and methods for generating a stable output voltage for one or more components by checking feedback information for an entire clock period are described. In various embodiments, a power converter generates an output voltage for one or more components. When the load current drawn by the one or more components changes, an inductor current of a low pass filter and monitored by a current sense amplifier also changes. The clock period is divided into a high phase and a low phase with one of the phases being a relatively short phase. During the relatively short phase, the current sense amplifier does not have sufficient time to measure feedback information. Instead of selecting a voltage output of the current sense amplifier, control logic selects a voltage output of a voltage generator, which emulates a voltage ramp with a slope of the inductor current during the relatively short phase.