DC-DC Converter Middle Node Biasing for MEMS

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

DC-DC converters for MEMS devices face issues such as capacitor damage due to excessive middle node voltage during startup, inadequate ripple reduction in output voltage, and the need for large, high-value resistors that occupy significant circuit layout and increase output impedance.

Innovation Solution

A DC-DC converter design incorporating a biasing circuit with level shifters and switch circuits to maintain node voltages at half the supply voltage, reducing the need for high-value resistors and incorporating filters to minimize ripple, using substrate selection MOS transistors and a Middle Node Biasing Circuit to stabilize voltages and control switches.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If high-value resistors are used to create biasing voltages, then the voltage levels can be established, but the circuit layout area increases and output impedance increases

Engineering Contradiction:
Improvevoltage level accuracyVSAvoidcircuit layout area
Core Design Contradiction:
Measurement precisionVSArea of stationary object

Solution Approach 1:

The patent changes the parameter of resistance value from high-value resistors to low-value resistors in the voltage division network. By using resistors with values of 1kΩ instead of high-value resistors, the circuit achieves the required voltage levels while minimizing layout area and output impedance. This parameter change directly resolves the contradiction between voltage accuracy and circuit area.

Inventive Principle:
Principle #35Parameter changes

2Productivity

If middle node voltage is not controlled during startup, then the circuit can start up, but the capacitor C2 may be damaged due to voltage exceeding 5.5V

Engineering Contradiction:
Improvestartup capabilityVSAvoidcapacitor safety
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The patent implements preliminary action by adding a startup control circuit that detects the output voltage level and selectively connects or disconnects the middle node biasing circuit. During startup, when output voltage is below 10.5V, the biasing circuit is disconnected to prevent overvoltage damage to C2. Once the output voltage stabilizes above 10.5V, the biasing circuit is activated to maintain proper middle node voltage levels. This preliminary control action resolves the contradiction between startup capability and capacitor safety.

Inventive Principle:
Principle #10Preliminary action

3Power

If conventional DC-DC converter design is used, then basic voltage conversion is achieved, but output ripple exceeds the specification of below 10 uV

Engineering Contradiction:
Improvevoltage conversion capabilityVSAvoidoutput ripple specification
Core Design Contradiction:
PowerVSManufacturing precision

Solution Approach 1:

The patent introduces an intermediary middle node biasing circuit that actively controls the voltage at the middle node between capacitors C1 and C2. This biasing circuit, using operational amplifiers and resistors, serves as a mediator to stabilize the middle node voltage and reduce voltage fluctuations. By adding this intermediary control mechanism, the output ripple is reduced from conventional levels to below 10 uV, resolving the contradiction between power conversion capability and output precision.

Inventive Principle:
Principle #24Intermediary (Mediator)

Data Source

PatentUS8674559B2DC-DC converter
Publication Date: 2014.03.18 NXP BV
  • US8674559B2 patent drawing
  • US8674559B2 patent drawing
  • US8674559B2 patent drawing

AI summary

Consistent with example embodiment, a DC-DC converter is adapted to supply a MEMS device comprising an input for receiving a DC voltage (Vs), an output for transmitting a supplied voltage (V1) to the MEMS device. The DC-DC converter further comprises a biasing circuit (MNBC) for biasing a first node (Vmi) and a second node (Vme) with a first biasing voltage (Vm1) and a second biasing voltage (Vm2).