DC-DC Converter Control Timing for Soft-Switching Loss Reduction

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Power converters, such as DC-DC converters, face challenges in providing a stable output voltage due to significant switching losses in transistors, which occur during the transition between on and off states, leading to energy dissipation and inefficiency.

Innovation Solution

A controller is implemented with modulators and detectors to manage switching in a dual channel power converter, utilizing a soft switching scheme like zero-voltage switching (ZVS), where transistors are switched when the voltage across them is zero, and current at the switching terminal is monitored to determine optimal switching times, reducing energy losses.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If transistors are switched on and off to regulate output voltage, then output voltage regulation is achieved, but switching losses increase causing energy dissipation and reduced efficiency

Engineering Contradiction:
Improveoutput voltage stabilityVSAvoidswitching losses
Core Design Contradiction:
ReliabilityVSLoss of energy

Solution Approach 1:

The controller performs preliminary detection of the switching terminal current before initiating the switching action. By detecting when the current reaches zero or a predetermined threshold, the controller prepares the switching transistors to turn on or off at the optimal moment, ensuring that switching occurs when energy loss is minimized. This preliminary detection and timing coordination reduces the overlap between voltage and current during switching transitions, thereby reducing switching losses while maintaining stable output voltage regulation.

Inventive Principle:
Principle #10Preliminary action

2Speed

If switching frequency is increased to improve response time, then dynamic performance improves, but switching losses increase due to more frequent transitions

Engineering Contradiction:
Improveresponse timeVSAvoidswitching losses
Core Design Contradiction:
SpeedVSLoss of energy

Solution Approach 1:

The controller detects the switching terminal current in advance and uses this information to determine the precise timing for switching transitions. By coordinating the switching actions with the current waveform characteristics, the controller enables higher switching frequencies to be used without proportionally increasing losses, as each switch is timed to occur at the most efficient point in the current cycle.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The controller continuously monitors the switching terminal current and uses this feedback to adjust the timing of switching transitions. This closed-loop control ensures that switching occurs at the optimal moment based on real-time current conditions, allowing the system to maintain high response speed while minimizing switching losses through adaptive timing adjustment.

Inventive Principle:
Principle #23Feedback

Data Source

PatentUS20240291375A1Control architecture and schemes to reduce switching losses in direct current (DC)-DC converters
Publication Date: 2024.08.29 TEXAS INSTRUMENTS INC
  • US20240291375A1 patent drawing
  • US20240291375A1 patent drawing
  • US20240291375A1 patent drawing

AI summary

A controller includes a first modulator configured to generate a first control signal having an enable state at a first time, based at least in part on an output voltage of a power converter including a first half-bridge power stage and a second half-bridge power stage. The enable state of the first control signal causes a first transistor of the first half-bridge power stage to be turned on. The controller further includes a detector configured to detect a second time occurring subsequent to the first time, based on a current provided at a switching terminal of the second half-bridge power stage. The controller also includes a second modulator configured to generate a second control signal having an enable state at the second time, wherein the enable state of the second control signal causes a second transistor of the second half-bridge power stage to be turned on.