Dynamic Clock Voltage Switching Algorithm for CPU Power Management

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current methods for managing processor power in portable computing devices are inefficient, particularly in effectively sampling data within a central processing unit, leading to increased processing demands and potential performance bottlenecks.

Innovation Solution

A dynamic clock and voltage scaling (DCVS) algorithm that opportunistically samples CPU idle times by monitoring core activity, adjusting frequency based on idle states, and scheduling changes around system quiescence, eliminating interrupt overhead and allowing for efficient power management.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Use of energy by moving object

If traditional fixed-frequency processing is used, then processing power is consistently available, but power consumption is high and inefficient

Engineering Contradiction:
Improvepower consumptionVSAvoidprocessing efficiency
Core Design Contradiction:
Use of energy by moving objectVSProductivity

Solution Approach 1:

The system dynamically adjusts CPU frequency based on real-time workload conditions. The DCVS algorithm continuously monitors system state and transitions between different frequency levels (e.g., 800 MHz to 1 GHz) to match processing capacity with actual demand, avoiding the waste of maintaining high frequency during low-utilization periods while ensuring sufficient performance when needed.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The invention changes the operating parameters of the CPU by adjusting frequency and voltage levels based on measured workload. The system monitors instructions per cycle (IPC) metrics and transitions between frequency-voltage pairs (e.g., 800 MHz/0.7V to 1 GHz/0.8V) to optimize the balance between power consumption and processing throughput.

Inventive Principle:
Principle #35Parameter changes

2Reliability

If frequent sampling of CPU activity is performed, then power management responsiveness is improved, but interrupt overhead increases

Engineering Contradiction:
Improvepower management responsivenessVSAvoidinterrupt overhead
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The system implements periodic sampling of CPU activity at defined intervals (e.g., every 1000 instructions or at specific interrupt points) rather than continuous monitoring. This periodic approach provides sufficient responsiveness for power management decisions while minimizing the frequency of interrupts and associated overhead.

Inventive Principle:
Principle #19Periodic action

Solution Approach 2:

The DCVS algorithm uses information already available in the normal CPU execution stream (instruction counters, cycle information) to make power management decisions. By leveraging existing processing metrics rather than requiring dedicated sampling hardware or frequent external interrupts, the system achieves responsive power management with minimal additional overhead.

Inventive Principle:
Principle #25Self-service

Data Source

PatentUS8370665B2System and method of sampling data within a central processing unit
Publication Date: 2013.02.05 QUALCOMM INC
  • US8370665B2 patent drawing
  • US8370665B2 patent drawing
  • US8370665B2 patent drawing

AI summary

A method of sampling data within a central processing unit (CPU) is disclosed. The method may include monitoring CPU activity, determining whether the CPU enters idle, and executing a dynamic clock and voltage switching (DCVS) algorithm if the CPU enters idle.