DDI-PMIC Logic Voltage Adjustment for Low-Frequency Power Reduction

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Display devices face challenges in reducing power consumption, particularly in low-frequency driving modes where existing power management integrated circuits (PMICs) are not effectively implemented, leading to high logic consumption currents.

Innovation Solution

The method involves a display driver integrated circuit (DDI) communicating with a PMIC to dynamically adjust logic voltages based on power setting commands, using voltage generators and control signals to manage panel, analog, and logic voltages, thereby reducing power consumption during low-frequency operations.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Use of energy by moving object

If the DDI operates in low-frequency driving mode, then power consumption should be reduced, but existing PMICs cannot effectively manage power leading to high logic consumption currents

Engineering Contradiction:
Improvepower consumptionVSAvoidpower management effectiveness
Core Design Contradiction:
Use of energy by moving objectVSReliability

Solution Approach 1:

The patent implements dynamic logic voltage adjustment where the DDI communicates with the PMIC to change logic voltage levels based on operating frequency. During low-frequency driving modes, the logic voltage is reduced from a first level to a second level, dynamically adapting power consumption to actual operational requirements while maintaining effective power management through active communication between DDI and PMIC.

Inventive Principle:
Principle #15Dynamics

2Use of energy by moving object

If logic voltage is reduced during low-frequency operation, then power consumption decreases, but voltage level control must be precisely managed

Engineering Contradiction:
Improvelogic power consumptionVSAvoidvoltage control mechanism
Core Design Contradiction:
Use of energy by moving objectVSDevice complexity

Solution Approach 1:

The patent introduces an intermediary communication mechanism where the DDI transmits power setting commands to the PMIC through a defined interface. This intermediary protocol enables precise voltage level control by allowing the DDI to request specific logic voltage changes, and the PMIC to respond with the appropriate voltage levels, managing complexity through structured communication rather than direct complex control circuitry.

Inventive Principle:
Principle #24Intermediary (Mediator)

3Adaptability or versatility

If multiple voltage generators are used to manage panel, analog, and logic voltages, then power management capability improves, but device complexity increases

Engineering Contradiction:
Improvepower management capabilityVSAvoidvoltage generator structure
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The patent segments the power management function into distinct voltage generators, each responsible for a specific voltage domain: a first voltage generator for panel voltage, a second voltage generator for analog circuit voltage, and a third voltage generator for logic circuit voltage. This segmentation allows independent optimization and control of each voltage domain, improving overall power management capability while managing complexity through functional separation.

Inventive Principle:
Principle #1Segmentation

Data Source

PatentUS12165610B2Method of operating display driver integrated circuit, power management integrated circuit and electronic device including the same, and method of operating the same
Publication Date: 2024.12.10 SAMSUNG ELECTRONICS CO LTD
  • US12165610B2 patent drawing
  • US12165610B2 patent drawing
  • US12165610B2 patent drawing

AI summary

An operating method of a display driver integrated circuit (DDI) includes determining whether a change to a level of a first logic voltage supplied to a logic circuit of the DDI is required, based on determining that a change to the level of the first logic voltage is required, transmitting a logic voltage setting command to a power management integrated circuit (PMIC), and receiving, from the PMIC, a second logic voltage having a level different from the first logic voltage and corresponding to the logic voltage setting command.