DDR Controller Command Parsing for Bandwidth Optimization
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The existing DDR SDRAM controllers incur bandwidth waste due to the serial transmission of PRECHARGE and ACTIVE commands, which disrupt data continuity and reduce bandwidth utilization.
Innovation Solution
Implementing a DDR controller that parses multiple buffered commands concurrently and predicts the relationships between bank and row addresses to transmit PRECHARGE and ACTIVE commands in advance, allowing these commands to be hidden within read or write periods, thereby optimizing bandwidth usage.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Device complexity
If PRECHARGE and ACTIVE commands are transmitted serially, then command execution is simple, but bandwidth utilization deteriorates due to data discontinuity
Solution Approach 1:
The patent applies preliminary action by predicting future bank and row address relationships and transmitting PRECHARGE and ACTIVE commands in advance during current data transfer periods. The controller parses buffered commands concurrently, identifies when address changes will occur, and sends necessary preparation commands before the actual read/write operations, thereby eliminating idle periods and improving bandwidth utilization without significantly increasing execution complexity
Solution Approach 2:
The patent implements dynamics by transitioning from static serial command execution to dynamic parallel command processing. The controller dynamically adjusts command transmission timing based on real-time analysis of address patterns and bank/row relationships, allowing flexible interleaving of preparation commands with data transfers to optimize bandwidth utilization adaptively
2Productivity
If multiple commands are parsed concurrently, then bandwidth utilization improves, but device complexity increases
Solution Approach 1:
The patent applies segmentation by dividing the command processing function into distinct modular units: a command parsing unit that concurrently analyzes buffered commands, a prediction unit that evaluates bank and row address relationships, and a command transmission unit that schedules PRECHARGE and ACTIVE commands. This modular segmentation enables complex parallel processing while maintaining manageable system complexity through clear functional separation
Data Source
AI summary
There are provided a DDR controller, a method for implementing the same and a chip, which are applicable to the field of DDR controller technology. The method includes the steps of: parsing a plurality of buffered commands concurrently (S501); prejudging relationships between a bank and a row of an address to be accessed by each parsed command and a bank and a row of an address for a currently executed command; and transmitting a PRECHARGE command and an ACTIVE command in advance. With the above technical solution, the PRECHARGE command and ACTIVE command which should have been transmitted serially can be transmitted in advance by being hidden in parallel in a Read or WRITE period to thereby make full use of a bandwidth of a DDR device.