DDR DQS Interface Circuit for Intermediate-Potential Detection
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing interface circuits struggle to accurately detect signal lines at intermediate potentials, leading to potential instability and acquisition errors when used as data strobe signals in DDR SDRAM operations, as they fail to differentiate between intermediate and active signal states effectively.
Innovation Solution
An interface circuit with a comparing portion that uses a threshold potential different from the intermediate potential to reliably detect signal line states, ensuring accurate identification of intermediate potentials and preventing signal propagation errors by generating appropriate clock signals.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If a terminal resistor is connected to detect the high impedance state of the output terminal, then the detection capability is improved, but the signal line potential becomes unstable due to common noise
Solution Approach 1:
The patent introduces an intermediary circuit between the signal line and the detection point. This intermediary circuit converts the high impedance state detection into a stable voltage comparison operation, isolating the detection mechanism from the noisy signal line while maintaining accurate state detection capability
Solution Approach 2:
The patent replaces the direct electrical connection-based detection method with a voltage comparison-based detection method. Instead of directly monitoring the high impedance state through electrical connection, the system uses voltage level comparison to infer the state, substituting a more stable measurement approach
2Reliability
If the signal line is monitored to detect intermediate potential, then acquisition errors can be prevented, but the circuit complexity increases
Solution Approach 1:
The patent designs the detection circuit to serve multiple functions: it not only detects the high impedance state but also provides stable voltage reference and enables subsequent voltage comparison operations. This multi-functionality reduces the need for separate circuits for each function, thereby limiting the increase in overall circuit complexity
Solution Approach 2:
The patent changes the detection parameter from directly monitoring impedance state to monitoring voltage levels. By detecting voltage thresholds instead of impedance directly, the circuit achieves reliable acquisition error prevention while maintaining simpler circuit architecture through standard voltage comparison techniques
Data Source
AI summary
This invention provides an interface circuit for detecting that a DQS signal from a DDR SDRAM is at an intermediate potential. An interface circuit is connected to at least a signal line which transmits the DQS signal from the DDR SDRAM and reaches an intermediate potential VM when the signal attains an inactive state. The interface circuit has a comparing portion for comparing the potential of the DQS with a threshold potential VREFH which is a potential that is different from the intermediate potential VM.