DDR Memory Self-Checking Loopback for Timing Error Detection
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing DDR SDRAM testing methods face timing issues due to capability differences between off-chip testing equipment and the DDR memory device, and require repeated testing of individual data pins, making it inefficient for fully testing the DDR physical interface.
Innovation Solution
Implementing on-chip diagnostics using a high-speed self-checking loopback that generates and compares test data internally, allowing simultaneous testing of multiple data bits and enabling analysis of entire families of signals without impacting normal operational timing.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Ease of operation
If off-chip testing equipment is used to generate test data and compare results, then testing can be performed externally, but timing issues arise due to capability differences between the external equipment and the DDR memory device
Solution Approach 1:
The testing functionality is extracted from external off-chip equipment and integrated directly into the DDR memory device. Test data generation, loopback routing, and result comparison are all performed within the chip itself, eliminating the timing synchronization issues that arise when using external testing equipment with different capabilities and clock domains.
Solution Approach 2:
The DDR memory device performs self-testing by generating its own test data internally and comparing the looped-back data against expected results. This self-service approach eliminates dependency on external testing equipment and ensures timing accuracy since all operations occur within the same device and clock domain.
2Measurement precision
If individual data pins are tested separately using external loopback, then each pin can be tested, but repeated testing is required to fully test the DDR physical interface
Solution Approach 1:
Multiple data pin testing capabilities are merged into a single integrated loopback path. The internal loopback element can route test data through the output data path and back through the input data path simultaneously for all data pins, eliminating the need for repeated individual pin testing while maintaining full testing coverage.
Solution Approach 2:
The internal loopback element is designed with universal functionality to handle all data pins simultaneously. Rather than requiring separate testing mechanisms for each pin, the single loopback structure can test the entire DDR physical interface in one operation, significantly improving testing productivity.
3Adaptability or versatility
If specialized test data input and output interfaces are manufactured into the DDR memory device, then test data can be provided and extracted, but device complexity increases
Solution Approach 1:
The specialized test data input and output interfaces are designed to be multiplexed with the normal data input and output paths. The same physical interfaces serve both normal operational data transfer and test data transmission functions, eliminating the need for separate dedicated test interfaces and reducing overall device complexity while maintaining full testing capability.
Data Source
AI summary
A double data rate memory physical interface having self checking loopback logic on-chip is disclosed. Disposed on the chip is a first linear feedback shift register, which is capable of generating a set of test data values that comprise at least two data bits. Also disposed on the chip is a second linear feedback shift register. The second linear feedback shift register is capable of generating a set of expected data values that match the test data values. Further, an internal loopback error check element is disposed on the chip. The internal loopback error check element is used to compare the set of expected data values with the set of test data values.