Output Driver Circuit for DDR5 Impedance and Voltage Modes
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing DDR5 memory output drivers face challenges with high output capacitance, routing congestion due to the need for a thermometer code to control output impedance, and inefficiencies in power management across different operational modes.
Innovation Solution
The proposed output driver design includes a first pullup driver, a pulldown driver, and a resistive element, eliminating the need for a thermometer code. It features PMOS and NMOS transistors configured to manage voltage and impedance effectively across high-voltage and low-voltage modes, ensuring consistent impedance and reduced power consumption.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Manufacturing precision
If a thermometer code is used to control output impedance in existing DDR5 memory output drivers, then impedance control is achieved, but routing congestion increases and device complexity increases
Solution Approach 1:
The patent extracts and eliminates the thermometer code control mechanism from the output driver design. By removing this complex control system, the design achieves impedance control through the inherent characteristics of the pullup and pulldown drivers combined with resistive elements, thereby reducing routing congestion and device complexity while maintaining manufacturing precision for impedance control.
Solution Approach 2:
The patent changes the control parameter from a multi-bit thermometer code to a simpler control mechanism that adjusts the output impedance through the configuration of pullup and pulldown drivers and resistive elements. This parameter change eliminates the need for complex routing associated with thermometer code while achieving the desired impedance control through alternative physical parameters.
2Productivity
If high voltage is used to increase bandwidth in DDR5 memory, then data transfer rate improves, but power consumption increases
Solution Approach 1:
The patent implements dynamic voltage and impedance control through the pullup and pulldown drivers that can adjust their operation based on the data being transmitted. The resistive elements are configured to provide optimal impedance matching at different voltage levels, allowing the system to dynamically optimize between high-speed operation at higher voltages and lower power consumption at reduced voltages, thereby resolving the contradiction between productivity and energy use.
Solution Approach 2:
The patent employs parameter changes by adjusting the impedance characteristics through the resistive elements and transistor configurations to optimize power efficiency at different operating voltages. By changing the electrical parameters of the output driver, the system can achieve high data transfer rates when needed while reducing power consumption during normal operation, effectively managing the trade-off between productivity and energy consumption.
3Productivity
If output driver is designed for high speed operation, then bandwidth increases, but output capacitance increases
Solution Approach 1:
The patent utilizes parameter changes by configuring the resistive elements and transistor sizes to optimize the output impedance and minimize output capacitance effects. The pullup and pulldown drivers are designed with specific transistor dimensions and resistive element values that maintain high-speed operation while reducing the effective output capacitance, thereby achieving high bandwidth without the penalty of increased capacitance that would slow down signal transitions.
Data Source
AI summary
An output driver includes a pullup driver, a pulldown driver and a resistive element. The pullup driver includes a first PMOS transistor having a source coupled to a first supply voltage and a gate receiving a first data representative of a transmitted data, and a second PMOS transistor having a source coupled to a drain of the first PMOS transistor and a gate receiving a first analog signal. The pulldown driver includes a first NMOS transistor having a source coupled to a second supply voltage and a gate receiving a second data representative of the transmitted data, and a second NMOS transistor having a source coupled to a drain of the first NMOS transistor, a drain coupled to a drain of the second PMOS transistor, and a gate receiving a second analog signal. The resistive element is coupled between the drain terminal of the second NMOS transistor and a pad.