Debug Apparatus Using Message Interface for Processor Exception Propagation

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Debugging multiprocessor systems is inefficient due to the need for extensive hardware connections and reliance on external debugging software, which slows down the halting of processors during data analysis, leading to potential data corruption.

Innovation Solution

A method and apparatus for propagating exception messages across a network of processors using existing messaging protocols, eliminating the need for dedicated hardware connections and external debugging software, by forwarding foreign exception messages and replicating local exceptions, with conditions to prevent infinite loops and ensure relevant message propagation.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If dedicated hardware connections are provided between each processor to trigger exceptions, then exception propagation speed is improved, but hardware resource usage increases significantly

Engineering Contradiction:
Improveexception propagation speedVSAvoidhardware connection complexity
Core Design Contradiction:
SpeedVSDevice complexity

Solution Approach 1:

The patent introduces a message interface as an intermediary component that mediates exception propagation between processors. Instead of direct hardware connections between all processor pairs, the message interface receives exception messages and distributes them to target processors, reducing the complexity of direct inter-processor connections while maintaining fast exception propagation.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The patent replaces the mechanical hardware connection system with a software-based message passing system. Exception propagation is achieved through software messages rather than dedicated hardware signal lines, eliminating the need for complex hardware wiring while maintaining the ability to rapidly propagate exceptions across processors.

Inventive Principle:
Principle #28Mechanics substitution (Replace mechanical system)

2Ease of operation

If external debugging software is used to send halt signals to processors, then debugging control flexibility is improved, but processor cycle overhead increases

Engineering Contradiction:
Improvedebugging control flexibilityVSAvoidprocessor cycle overhead
Core Design Contradiction:
Ease of operationVSLoss of time

Solution Approach 1:

The patent enables processors to autonomously propagate exceptions to each other through the message interface without requiring external debugging software intervention. When one processor triggers an exception, it automatically sends exception messages to other processors, which then independently handle the exceptions. This self-service mechanism eliminates the time overhead of external software while maintaining debugging flexibility.

Inventive Principle:
Principle #25Self-service

3Productivity

If processors continue operating during data analysis, then processing productivity is maintained, but data corruption risk increases

Engineering Contradiction:
Improveprocessing productivityVSAvoiddata integrity
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The patent applies preliminary anti-action by proactively propagating exception messages to all relevant processors before data corruption can occur. When an exception is detected in one processor, the message interface immediately distributes exception messages to other processors, causing them to halt their operations preemptively. This prevents the harmful effect of data corruption while allowing processors to resume normal operation afterward, thus maintaining overall productivity.

Inventive Principle:
Principle #9Preliminary anti-action

Data Source

PatentUS10606679B2Debug apparatus and method
Publication Date: 2020.03.31 ARM LTD
  • US10606679B2 patent drawing
  • US10606679B2 patent drawing
  • US10606679B2 patent drawing

AI summary

An apparatus includes processor circuitry to perform data processing operations. Interface circuitry forms a connection to a plurality of other apparatuses and receives a foreign exception message indicative of a foreign exception event having been triggered on one of the other apparatuses. In response to receiving the foreign exception message, the interface circuitry forwards the foreign exception message to a set of the plurality of other apparatuses.